Electrical computers and digital processing systems: processing – Processing control – Instruction modification based on condition
Reexamination Certificate
2007-10-23
2007-10-23
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Instruction modification based on condition
C712S022000
Reexamination Certificate
active
11327453
ABSTRACT:
A computer system for conditionally performing an operation defined in a computer instruction, an execution unit of the computer system comprises at least one operand store for holding operands on which an operation defined in an instruction is to be performed, wherein said operand store defines a plurality of lanes each holding an object, a plurality of operators associated respectively with the lanes for carrying out an operation specified in an instruction on objects in the operand lanes, a destination store for holding objects resulting from the operation on a lane by lane basis, a plurality of control stores each comprising a plurality of indicators to control for each lane whether or not an operation defined in an instruction is to be performed on that lane, and control circuitry for controlling which of said plurality of control stores is to be used to control per lane execution of an instruction, the control circuitry being operative to select a control store from the plurality of control stores based on a field contained in the instruction. A method and computer program for performing conditional execution are also claimed.
REFERENCES:
patent: 3325785 (1967-06-01), Stevens
patent: 3958227 (1976-05-01), Evans
patent: 4589065 (1986-05-01), Auslander et al.
patent: 4589087 (1986-05-01), Auslander et al.
patent: 4748585 (1988-05-01), Chiarulli et al.
patent: 5056015 (1991-10-01), Baldwin et al.
patent: 5471593 (1995-11-01), Branigin
patent: 5530825 (1996-06-01), Black et al.
patent: 5542084 (1996-07-01), Lowe, Jr.
patent: 5555428 (1996-09-01), Radigan et al.
patent: 5568631 (1996-10-01), Webb
patent: 5615386 (1997-03-01), Amerson et al.
patent: 5838984 (1998-11-01), Nguyen et al.
patent: 5996070 (1999-11-01), Yamada et al.
patent: 6052776 (2000-04-01), Miki et al.
patent: 6282628 (2001-08-01), Dubey et al.
patent: 6298438 (2001-10-01), Thayer et al.
patent: 6336178 (2002-01-01), Favor
patent: 6338137 (2002-01-01), Shiell et al.
patent: 6478521 (2002-11-01), Tschunko et al.
patent: 6675291 (2004-01-01), Benayoun et al.
patent: 6676291 (2004-01-01), Ahn
patent: 6748521 (2004-06-01), Hoyle
patent: 6757819 (2004-06-01), Hoyle et al.
patent: 6772325 (2004-08-01), Irie et al.
patent: 6986025 (2006-01-01), Wilson
patent: 7017032 (2006-03-01), Wilson
patent: 7127593 (2006-10-01), Wilson
patent: 2001/0042190 (2001-11-01), Tremblay et al.
patent: 2002/0199090 (2002-12-01), Wilson
patent: 0 130 381 (1985-01-01), None
patent: 0 395 348 (1990-10-01), None
patent: 0 627 681 (1994-12-01), None
patent: 1 089 170 (2001-04-01), None
patent: WO 01 06353 (2001-01-01), None
Lee, Ruby B., “Subword Parallelism With MAX-2”IEEE Inc.,vol. 16, No. 4, 1996.
International Search Report issued Mar. 19, 2003 for Appln. No. EP 02 25 4000, 3 pages.
International Search Report issued Mar. 19, 2003 for Appl. No. EP 02 25 4002, 3 pages.
International Search Report issued Mar. 19, 2003 for Appl. No. EP 02 25 4001, 3 pages.
Heinrich, Joe, MIPS R4000 Microprocessor User's Manual, 2nd ed., 1994, p. A-33.
Hennessy and Patterson, Computer Organization and Design, 2nd ed., Morgan Kaufmann Publishers, Inc. 1998, pp. 384, 386, and 387.
Intel Architecture Software Developer's Manual, 1997, vol. 1: Basic Architecture, pp. 3-10 to 3-12, 6-23, 6-31 to 6-33, A-1 to A-4, and B-1 to B-2, and vol. 2, Instruction Set Reference, pp. 3-241 to 3-243.
The PowerPC Architecture: A Specification for a New Family of RISC Processors, Morgan Kaufmann Publishers, Inc., 1994, pp. 36-37.
Broadcom Corporation
Coleman Eric
Sterne Kessler Goldstein & Fox PLLC
LandOfFree
Conditional execution per lane does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conditional execution per lane, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional execution per lane will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3896905