Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Reexamination Certificate
2006-01-10
2006-01-10
Kim, Kenneth S. (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
C712S221000, C712S223000, C712S234000, C708S525000
Reexamination Certificate
active
06986023
ABSTRACT:
A processor-based system may include a main processor and a coprocessor. The coprocessor handles instructions that include opcodes specifying a data processing operation to be performed by the coprocessor and a coprocessor identification field for identifying a target coprocessor for coprocessor instructions. Two bits indicate one of four data sizes including a byte (8 bits), a half word (16 bits), a word (32 bits), and a double word (64 bits). Two other bits indicate a saturation type.
REFERENCES:
patent: 4750110 (1988-06-01), Mothersole et al.
patent: 4894768 (1990-01-01), Iwasaki et al.
patent: 5125095 (1992-06-01), Nakazawa et al.
patent: 5915109 (1999-06-01), Nakakimura et al.
patent: 5930519 (1999-07-01), Krech, Jr.
patent: 6247113 (2001-06-01), Jaggar
patent: 6282633 (2001-08-01), Killian et al.
patent: 6298438 (2001-10-01), Thayer et al.
patent: 6332186 (2001-12-01), Elwood et al.
patent: 6754804 (2004-06-01), Hudepohl et al.
patent: 6829697 (2004-12-01), Davis et al.
patent: 2002/0065860 (2002-05-01), Grisenthwaite et al.
R.B. Grant et al.,The Scalable Processor Architecture(SPARC), Intellectual Leverage, San Francisco, Feb. 29-Mar. 4, 1988, Computer Society International Conference Washington, IEEE Comp. Soc. Press, US, vol. Conf. 33, Feb. 29, 1988, pp. 278-283.
Paver et al, U.S. Appl. No. 10/263,246, filed Oct. 2, 2002, entitled “Multimedia Coprocessor Control Mechanism Including Alignment or Broadcast Instructions”.
Bavaria Kailesh B.
Deng Deli
Fullerton Mark
Ganeshan Murli
Jebson Anthony
Intel Corporation
Kim Kenneth S.
Trop Pruner & Hu P.C.
LandOfFree
Conditional execution of coprocessor instruction based on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conditional execution of coprocessor instruction based on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional execution of coprocessor instruction based on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3580130