Electrical computers and digital data processing systems: input/ – Interrupt processing
Reexamination Certificate
2005-12-28
2008-10-07
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
C710S261000, C710S264000, C710S267000, C710S269000
Reexamination Certificate
active
07433985
ABSTRACT:
An embodiment of the present invention is a technique to process system management interrupt. A system management interrupt (SMI) is received. The SMI is associated with a system management mode (SMM). A conditional SMI inter-processor interrupt (IPI) message is broadcast to at least a processor. The SMI is processed without waiting for the at least processor to check into the SMM. A clear pending SMI is broadcast to the processors at end of SMI processing to clear a pending SMI condition.
REFERENCES:
patent: 6158000 (2000-12-01), Collins
patent: 6272618 (2001-08-01), Tyner et al.
patent: 6711642 (2004-03-01), Huang
patent: 6775728 (2004-08-01), Zimmer et al.
patent: 6820040 (2004-11-01), Bouchet
patent: 6968410 (2005-11-01), Bennett et al.
patent: 7200701 (2007-04-01), Stultz
patent: 2003/0126349 (2003-07-01), Nalawadi et al.
patent: 2004/0107374 (2004-06-01), Cooper et al.
patent: 2006/0075286 (2006-04-01), Hodge et al.
IBM-TDB, “Extension to 68k Manual Vector Range,” Oct. 1, 1989, IBM, vol. 32, Issue 5B, pp. 452.
Ayyar Mani
Kumar Akhilesh
Menon Rama R.
Schoinas Ioannis
Vaidya Aniruddha
Blakely , Sokoloff, Taylor & Zafman LLP
Cleary Thomas J.
Intel Corporation
Rinehart Mark
LandOfFree
Conditional and vectored system management interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Conditional and vectored system management interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Conditional and vectored system management interrupts will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4004521