Concurrent timed digital system design method and environment

Details Concurrent timed digital system design method and environment Concurrent timed digital system design method and environment

2005-10-04

2005-10-04

An, Meng-Al T. (Department: 2127)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C718S100000, C718S104000, C717S104000, C717S124000, C717S135000

Reexamination Certificate

active

06952825

ABSTRACT:
The present invention relates to the design of an essentially digital system. As one example of digital systems, these may perform real-time transformations on time discrete digitized samples of analogue quantities. An example of such a system is a digital communication system. The transformations on the data can be specified in a programming language and executed on a processor such as a programmable processor or directly on application specific hardware. In accordance with the present invention the digital system is described as a set of threads in a description language. Alternative names for a thread are tasks and processes. The set of threads defines a representation or model of the digital system. In accordance with the present invention, the representation or model is preferably executable at each stage of the design independent of the current level of abstraction of that representation or model. With description language is meant a programming language. In accordance with the present invention each of the threads has a variable having an assignable value which represents the “local time” of said thread, i.e. a time associated only with that thread, which can be used for sequencing the processing of that thread with respect to other threads. With the word “local” is meant that the time is an attribute of the thread only. In accordance with the present invention a means is provided for the designer to assign a delay to each thread or operation within a thread, this delay representing for instance the processing time for the respective operation or thread on a processing engine, e.g. a computer. By this means, not only can the processing of threads be scheduled but also the designer may assign a value representative of an elapsed time for the processing of a thread or operation on a processing engine. In addition, the threads may be refined concurrently, while still keeping their local time so that after the refining process the new representation of the digital system is executable, i.e. the processing of the refined threads can be scheduled without divergence from the specification.

REFERENCES:
patent: 5361362 (1994-11-01), Benkeser et al.
patent: 5493508 (1996-02-01), Dangelo et al.
patent: 5726902 (1998-03-01), Mahmood et al.
patent: 5867691 (1999-02-01), Shiraishi
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5999963 (1999-12-01), Bruno et al.
patent: 6088734 (2000-07-01), Marin et al.
patent: 6233540 (2001-05-01), Schaumont et al.
patent: 6292916 (2001-09-01), Abramovici et al.
patent: 6374286 (2002-04-01), Gee et al.
patent: 6401240 (2002-06-01), Summers
patent: 6438573 (2002-08-01), Nilsen
patent: 001065611 (1996-10-01), None
Walsh, Aaron and Fronckowiak, John. Java Bible. Foster City, CA: IDG Books Worldwide, 1998.
Hein, et al.,RASSP VHDL Modeling Terminology and Taxonomy, RASSP Taxonomy Working Group (RTWG) Rev. 2.3, Jun. 23, 1997.
Kain, et al.,The Semantics of a Simple Language for Parallel Programming, Information Processing 74—North-Holland Publishing Company (1974), pp. 471-475.
Liao, et al.,An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment, Dept. of Information and Computer Science, UC Irvine, (1997), pp. 70-74.
Little, et al.,Construction and Use of a Simulation Package in C++, Abstract Department of Computer Science, University of Newcastle upon Tyne, Newcastle upon Tyne, NEI 7RU, UK, Xerox Corp., Webster, NY 14580, 1998.
Young, et al,Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement, Department of Electrical Engineering and Computer Sciences, University of California, Berkley, (1998), pp. 70-75.
Olson, et al.,Systems Engineering Using SDL-92, Elsevier Science B.V., First Ed. 1994, Second Impression 1995, Third Impression 1996, Library of Congress Cataloging-in-Publication Data.
SDL Class Training CourseSpecification and Description Language(SDL), Bell Education Centre, Ed.: 01.

Affiliated with

Also associated with

Rating

Concurrent timed digital system design method and environment does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Concurrent timed digital system design method and environment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Concurrent timed digital system design method and environment will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3467786