Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2011-07-19
2011-07-19
Torres, Joseph D (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C714S811000
Reexamination Certificate
active
07984369
ABSTRACT:
Method, device, and system for testing for errors in high-speed input/output systems. System and device may include a concurrent code checker for checking for errors in encoded data packets through data packets static properties and dynamic properties of the data stream including the packets. Method may involve detecting invalid encoded packets using the data packets static properties and the dynamic properties of the data stream including the packets. Method for optimizing a design of a concurrent code checker logic using don't-care conditions, and concurrent code checker circuit having reduce logic element and semiconductor area requirements.
REFERENCES:
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 5025256 (1991-06-01), Stevens
patent: 5387911 (1995-02-01), Gleichert et al.
patent: 5841790 (1998-11-01), Salem et al.
patent: 5907566 (1999-05-01), Benson et al.
patent: 5978946 (1999-11-01), Needham
patent: 6198413 (2001-03-01), Widmer
patent: 6286121 (2001-09-01), Osawa et al.
patent: 6614369 (2003-09-01), Widmer
patent: 6747580 (2004-06-01), Schmidt
patent: 6807646 (2004-10-01), Williams et al.
patent: 7111220 (2006-09-01), Sasaki et al.
patent: 7290202 (2007-10-01), Kang et al.
patent: 7451362 (2008-11-01), Chen et al.
patent: 2004/0083419 (2004-04-01), Chiba et al.
patent: 06 343069 (1994-12-01), None
U.S. Appl. No. 11/476,457, filed Jun. 27, 2006, Sul, Chinsong.
Widmer et al., IBM J. Res. Develop., 27(5):440-451 (1983).
Mitra et al.,Proceedings International Test Conference, IEEE, 985-994 (2000).
Digital Systems Testing and Testable Design, M. Abramovici, M. Breuer, A. Friedman, Wiley-IEEE Press, Section 10.6.3, p. 445-447 (1994).
Mitra et al.,VLSI Test Symposium, 2000 Proceedings 18thIEEE Montreal, 453-458 (2000).
European Patent Application No. 07250229.7-2206/1814234 Summon to Oral Proceedings mailed Mar. 31, 2010.
Ahn Gijung
Choi Hoon
Sul Chinsong
Perkins Coie LLP
Silicon Image Inc.
Torres Joseph D
LandOfFree
Concurrent code checker and hardware efficient high-speed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Concurrent code checker and hardware efficient high-speed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Concurrent code checker and hardware efficient high-speed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2691210