Computing system for implementing a shared cache

Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S137000

Reexamination Certificate

active

06886080

ABSTRACT:
In a multi-threaded computing environment, a shared cache system reduces the amount of redundant information stored in memory. A cache memory area provides both global readable data and private writable data to processing threads. A particular processing thread accesses data by first checking its private views of modified data and then its global views of read-only data. Uncached data is read into a cache buffer for global access. If write access is required by the processing thread, the data is copied into a new cache buffer, which is assigned to the processing thread's private view. The particular shared cache system supports generational views of data. The system is particularly useful in on-line analytical processing of multi-dimensional databases.

REFERENCES:
patent: 4975833 (1990-12-01), Jinzaki
patent: 5179702 (1993-01-01), Spix et al.
patent: 5274789 (1993-12-01), Costa et al.
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5345588 (1994-09-01), Greenwood et al.
patent: 5394555 (1995-02-01), Hunter et al.
patent: 5414840 (1995-05-01), Rengarajan et al.
patent: 5430850 (1995-07-01), Papadopoulos et al.
patent: 5459862 (1995-10-01), Garliepp et al.
patent: 5475858 (1995-12-01), Gupta et al.
patent: 5535116 (1996-07-01), Gupta et al.
patent: 5566315 (1996-10-01), Milillo et al.
patent: 5590326 (1996-12-01), Manabe et al.
patent: 5613086 (1997-03-01), Frey et al.
patent: 5636355 (1997-06-01), Ramakrishnan et al.
patent: 5642495 (1997-06-01), Ammann et al.
patent: 5684993 (1997-11-01), Willman
patent: 5742785 (1998-04-01), Stone et al.
patent: 5761670 (1998-06-01), Joy
patent: 5778429 (1998-07-01), Sukegawa et al.
patent: 5812852 (1998-09-01), Poulsen et al.
patent: 5822763 (1998-10-01), Baylor et al.
patent: 5829034 (1998-10-01), Hagersten et al.
patent: 5860101 (1999-01-01), Arimilli et al.
patent: 5887138 (1999-03-01), Hagersten et al.
patent: 5924093 (1999-07-01), Potter et al.
patent: 5950228 (1999-09-01), Scales et al.
patent: 5958028 (1999-09-01), Bean et al.
patent: 6026474 (2000-02-01), Carter et al.
patent: 6049889 (2000-04-01), Steely et al.
patent: 6058460 (2000-05-01), Nakhimovsky
patent: 6163806 (2000-12-01), Viswanathan
patent: 6167490 (2000-12-01), Levy et al.
patent: WO 9525306 (1995-09-01), None
Li, K., “Shared Virtual Memory on Loosely Coupled Multiprocessors,” YALEU/DCS/RR——492, Yale University, Department of Computer Science, pps. 1-209, (Sep. 1986).
Berson, A.,Client/Server Architecture, Second Edition, McGraw-Hill Series on Computer Communications, (1996). Chapter 4, “Server Specialization in the Client/Server Environment,” pps. 99-131. Chapter 16, “Technology and Advanced Applications of Data Warehousing,” pps. 463-501.
Baylor, Sandra J., et al. “An Evaluation of Cache Coherence Protocols for MIN-Based Multiprocessors,”International Symposium on Shared Memory Multiprocessing,pp. 230-241 (Tokyo, Japan, Apr., 1991).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Computing system for implementing a shared cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computing system for implementing a shared cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computing system for implementing a shared cache will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3427866

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.