Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-06-13
1998-12-01
Treat, William M.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395376, 395381, 711133, 711137, G06F 930
Patent
active
058451030
ABSTRACT:
A computer architecture allowing reuse of previously determined instruction results, indexes instruction results according to instruction addresses. The continued validity of operand values in registers or memory for the instructions is determined prior to the fetching of any given instruction by an invalidation system which detects an intervening register or memory write. Thus, the need to evaluate the operand values themselves which would delay execution is avoided. In one embodiment, dependencies for operands between instructions are recorded so as to avoid invalidating instructions having operand register or memory locations which are overwritten when the overwriting will be corrected by an intervening instruction immediately preceding the dependent instructions.
REFERENCES:
patent: 4683547 (1987-07-01), DeGroot
patent: 5163154 (1992-11-01), Bournas et al.
patent: 5570459 (1996-10-01), Kam
patent: 5630049 (1997-05-01), Casdoza et al.
patent: 5694568 (1997-12-01), Harrison, III et al.
patent: 5774386 (1998-06-01), Pawle
Stuart F. Oberman, et al., "On Division and Reciprocal Caches", Apr. 1995.
Stephen F. Richardson, "Caching Function Results: Faster Arithmetic by Avoiding Unnecessary Computation", Sep. 1992.
Mikko H. Lipasti et al., "Value Locality and Load Value Prediction", Oct. 1996.
Mikko H. Lipasti et al., "Exceeding the Dataflow Limit via Value Prediction", Dec. 1996.
James E. Smith et al., "Implementing Precise Interrupts in Pipelined Processors", 1988.
Samuel P. Harbison, "An Architectural Alternative to Optimizing Compilers", 1982.
Sodani Avinash
Sohi Gurindar S.
Treat William M.
Wisconsin Alumni Research Foundation
LandOfFree
Computer with dynamic instruction reuse does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer with dynamic instruction reuse, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer with dynamic instruction reuse will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2402284