Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2002-09-04
2004-08-17
Shin, Christopher B. (Department: 2182)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S062000, C710S029000, C375S219000
Reexamination Certificate
active
06779069
ABSTRACT:
BACKGROUND
Wireless communication is becoming more prevalent, especially with respect to data transmissions. The Institute for Electronic and Electrical Engineers (IEEE) and other organizations have promulgated wireless communication applications, which have become industry standards. However, these applications may differ by data width or frequency of operation.
Accordingly, it would be desirable to provide a computer system that facilitates configuration of a radio to accommodate different applications.
SUMMARY
A computer system is described comprising a processor and having an input/output controller integrated circuit coupled to the processor, where the input/output controller integrated circuit includes a peripheral bus interface, a baseband processor, a medium access controller and a baseband-media interface. The baseband processor is coupled to the medium access controller, and the medium access controller and the baseband processor are coupled to the baseband-media interface.
Another computer system is described comprising a processor, an input/output controller coupled to the processor, a medium access controller coupled to the input/output controller via an external bus, a baseband processor coupled to the medium access controller, a baseband-media interface coupled to the medium access controller and the baseband processor, and a printed circuit board. The printed circuit board has external bus connectivity and has mounted thereon the baseband-media interface, the baseband processor and the medium access controller.
Another aspect of the present invention is single integrated circuit die forming a integrated graphics processor and controller including a medium access controller, a baseband processor and a medium access controller/baseband processor digital interface for communicating with a radio.
REFERENCES:
patent: 5436902 (1995-07-01), McNamara et al.
patent: 5787360 (1998-07-01), Johnston et al.
patent: 6243413 (2001-06-01), Beukema
patent: 6282714 (2001-08-01), Ghori et al.
patent: 6463096 (2002-10-01), Raleigh et al.
patent: 6526264 (2003-02-01), Sugar et al.
patent: 6564050 (2003-05-01), Ramey et al.
Jon “Hannibal” “API Networks Launches Switch; HyperTransport Moves Closer,” printed Aug. 27, 2002, from www.arstechnica.com, pp. 1-3 of 4.
“Features Chart,” from www.hypertransport.org/technology.html, printed Aug. 27, 2002, p. 1 of 1.
“The NVIDIA nFORCE™ IGP,” from www.hypertransport.org/featuredproducts/fp nvidia IGP.html, printed Aug. 27, 2002, p. 1 of 1.
Liu Edward W.
Treichler Sean J.
Moser Patterson & Sheridan LLP
Nvidia Corporation
Shin Christopher B.
LandOfFree
Computer system with source-synchronous digital link does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system with source-synchronous digital link, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with source-synchronous digital link will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3296247