Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1996-02-09
1998-04-21
Dung, Dinh G.
Electronic digital logic circuitry
Multifunctional or programmable
Array
395309, 326 26, 326 62, G06F 132, H03K 1704
Patent
active
057428328
ABSTRACT:
A computer system is presented which includes an output driver circuit with a drive strength that varies depending upon the speed of a peripheral device being accessed, the frequency of a system clock signal, and/or the system configuration. Reducing drive strength when a slow peripheral device is being accessed, the frequency of the system clock signal is reduced, or bus loading is low reduces the occurrence of large switching transients and accompanying ground bounce, power supply droop, and radiated EMI. A power management unit produces a clock frequency control signal which controls the frequency of the system clock. In one embodiment, the output driver circuit includes an address storage unit, an address comparator unit, a bus loading storage unit, a control unit, and one or more adjustable drive circuits having an output terminal coupled to a signal line of a peripheral bus. The address storage unit stores address range information associated with one or more peripheral devices coupled to the peripheral bus. The address comparator unit produces an address match signal if an address signal is within a range of addresses identified by address range information stored in the address storage unit. The bus loading unit stores peripheral bus loading information. The control unit produces one or more control signal dependent upon the address match signal, the clock frequency control signal, and/or bus loading information. Each adjustable drive circuit drives the output terminal with a drive strength determined by the one or more control signals.
REFERENCES:
patent: 4291242 (1981-09-01), Schriber
patent: 4810908 (1989-03-01), Suzuki et al.
patent: 4816700 (1989-03-01), Imel
patent: 4851717 (1989-07-01), Yabe
patent: 4866310 (1989-09-01), Ando et al.
patent: 4922136 (1990-05-01), Ueda
patent: 4929854 (1990-05-01), Iino et al.
patent: 4965471 (1990-10-01), Gaboury
patent: 4970405 (1990-11-01), Hagiwara
patent: 5001731 (1991-03-01), Atwell, Jr. et al.
patent: 5003205 (1991-03-01), Kohda et al.
patent: 5013942 (1991-05-01), Nishimura et al.
patent: 5023843 (1991-06-01), Love
patent: 5029279 (1991-07-01), Sasaki et al.
patent: 5039874 (1991-08-01), Anderson
patent: 5045725 (1991-09-01), Sasaki et al.
patent: 5058132 (1991-10-01), Li
patent: 5073730 (1991-12-01), Hoffman
patent: 5077676 (1991-12-01), Johnson et al.
patent: 5079440 (1992-01-01), Roberts et al.
patent: 5153450 (1992-10-01), Ruetz
patent: 5153457 (1992-10-01), Martin et al.
patent: 5285116 (1994-02-01), Thaik
patent: 5293082 (1994-03-01), Bathaee
patent: 5315172 (1994-05-01), Reddy
patent: 5349666 (1994-09-01), Adachi et al.
patent: 5444406 (1995-08-01), Horne
patent: 5461330 (1995-10-01), Gist et al.
patent: 5522081 (1996-05-01), Carls
patent: 5539341 (1996-07-01), Kuo
patent: 5561792 (1996-10-01), Ganapathy
Buxton Clark L.
Hawkins Keith G.
Advanced Micro Devices
Dung Dinh G.
Kivlin B. Noel
LandOfFree
Computer system with programmable driver output's strengths resp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system with programmable driver output's strengths resp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with programmable driver output's strengths resp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2068467