Computer system with integrated directory and processor cache

Details Computer system with integrated directory and processor cache Computer system with integrated directory and processor cache

2005-03-15

2005-03-15

Kim, Hong (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S156000, C711S145000, C711S144000, C711S128000, C711S129000, C711S170000, C709S218000

Reexamination Certificate

active

06868485

ABSTRACT:
A computer system with an integrated directory and processor cache. Directory entries are maintained to filter probe command and response traffic for certain coherent transactions. Rather than storing directory entries in a dedicated directory storage, directory entries may be stored in designated locations of cache memory subsystem, such as an L2 cache, associated with a processor core. In one particular implementation, directory entries are stored within the cache memory subsystem to provide indications of lines (or blocks) that may be cached in modified, exclusive, or owned coherency states. The absence of a directory entry for a particular line may imply that the line is cached in either shared or invalid states.

REFERENCES:
patent: 4905141 (1990-02-01), Brenza
patent: 5197146 (1993-03-01), LaFetra
patent: 5802600 (1998-09-01), Smith et al.
patent: 5864671 (1999-01-01), Hagersten et al.
patent: 5873117 (1999-02-01), Hagersten et al.
patent: 5875464 (1999-02-01), Kirk
patent: 6041376 (2000-03-01), Gilbert et al.
patent: 6049476 (2000-04-01), Laudon et al.
patent: 6199147 (2001-03-01), Smith et al.
patent: 6226718 (2001-05-01), Carpenter et al.
patent: 6243794 (2001-06-01), Casamatta
patent: 6279078 (2001-08-01), Sicola et al.
patent: 6295598 (2001-09-01), Bertoni et al.
patent: 6434668 (2002-08-01), Arimilli et al.
patent: 6546429 (2003-04-01), Baumgartner et al.
patent: 6711652 (2004-03-01), Arimilli et al.
patent: 6760809 (2004-07-01), Arimilli et al.
patent: 6763432 (2004-07-01), Charney et al.
patent: 20020032838 (2002-03-01), Huffman et al.
patent: 20020138698 (2002-09-01), Kalla
patent: 20040098541 (2004-05-01), Megiddo et al.
David E. Culler, “Composing Scalability and Node Design in CC-NUMA”, Spring 2999, Computer Science Division, U.C. Berkeley, 6 pgs.
Veljko Milutinovic, “Caching in Distributed Systems”, IEEE, 2000, 2 pgs.

Affiliated with

Also associated with

Rating

Computer system with integrated directory and processor cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system with integrated directory and processor cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with integrated directory and processor cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3441453