Computer system UE recovery logic

Details Computer system UE recovery logic Computer system UE recovery logic

1998-04-30

2000-12-19

Hua, Ly V.

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

714758, G06F 1100

Patent

active

061638579

ABSTRACT:
A computer system having central processors (CPs), an associated L2 cache, and processor memory arrays (PMAs), is provided with store logic and and fetch logic used to detect and correct data errors and to write the resulting data the associated cache. The store logic and and fetch logic blocks UEs from the cache for CP stores, for PMA (mainstore) fetches/loads, and for cache-to-cache loads, and with uncorrectable error recovery cache fetch and store logic injects `Special UEs` into the cache when loads cannot be blocked and abends CP jobs for UEs during CP stores, for UEs from PMA, for UEs from remote cache, and for UEs from local cache. This logic performs reconfiguring of memory when UEs are detected in memory and also blocks cache data propagation on UEs for CP fetches, for Cache-to-Cache transfer if data is unchanged, and for PMA castouts if data is unchanged, as well as forces castouts when UEs appear on changed cache data; injects `Special UEs` for UEs detected on changed cache data; invalidates the cache when UEs are detected in the local cache; and only deletes cache entries that have repeated failures.

REFERENCES:
patent: 5214652 (1993-05-01), Sutton
patent: 5502814 (1996-03-01), Yuuki
patent: 5544341 (1996-08-01), Nakagawa et al.
patent: 5630055 (1997-05-01), Bannon et al.
patent: 5632013 (1997-05-01), Krygowski et al.
patent: 5912906 (1999-06-01), Wu et al.
patent: 5953351 (1999-09-01), Hicks et al.
patent: 5958068 (1999-09-01), Arimilli et al.
patent: 5958072 (1999-09-01), Jacobs et al.
"Hardware Retry Mechanism for Multistage Interconnection Networks for Parallel Computers" IBM Technical Disclosure Bulletin, vol.30, No.1, Jun.1987, pp.422-428.
"Recovery Mechanisms for Fetch&Op Instruction Execution Errors" IBM Technical Disclosure Bulletin, vol.29, No.10, Mar.1987, pp.4495-4500.
"Checkpoint Register" IBM Technical Disclosure Bulletin, vol.27, No. 4A, Sep. 1984, pp. 2231-2232.

Affiliated with

Also associated with

Rating

Computer system UE recovery logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system UE recovery logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system UE recovery logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-278159