Computer system supporting read-to-write-back transactions...

Details Computer system supporting read-to-write-back transactions... Computer system supporting read-to-write-back transactions...

2007-04-24

2007-04-24

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S155000, C711S144000

Reexamination Certificate

active

10610360

ABSTRACT:
A read-to-write-back transaction may allow I/O subsystems (or other devices) to perform a write to a portion of a cache block without gaining ownership of the cache block and requiring that it respond to foreign requests for the cache block. In response to an I/O subsystem initiating a read-to-write-back transaction, the device owning the cache block conveys the cache block to the I/O subsystem, and the I/O subsystem may perform partial or entire writes to the cache block. Subsequently, the cache block is written back to a memory subsystem from the I/O subsystem. The system is implemented such that these operations may be viewed logically as an atomic operation with respect to other coherence transactions to the same cache block, and thus the I/O subsystem need not become the owner of the cache line during performance of the read-to-write-back transaction. Accordingly, the design of the I/O subsystem may be simplified while still providing the overall functionality as supported by the read-to-write-back transaction.

REFERENCES:
patent: 5276852 (1994-01-01), Callander et al.
patent: 5428761 (1995-06-01), Herlihy et al.
patent: 5655100 (1997-08-01), Ebrahim et al.
patent: 5761721 (1998-06-01), Baldus et al.
patent: 5802582 (1998-09-01), Ekanadham et al.
patent: 5829033 (1998-10-01), Hagersten et al.
patent: 5978874 (1999-11-01), Singhal et al.
patent: 6088768 (2000-07-01), Baldus et al.
patent: 6209064 (2001-03-01), Weber
patent: 6662277 (2003-12-01), Gaither
patent: 6766360 (2004-07-01), Conway et al.
patent: 2004/0268055 (2004-12-01), Landin et al.
patent: 0735484 (1996-10-01), None
patent: 0735485 (1996-10-01), None
“Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol”, Sorin, et al,IEEE Transactions on Parallel and Distributed Systems, vol. 13, No. 6, Jun. 2002, http://www.cs.wisc.edu/multifacet/papers/tpds02—lamport.pdf.
“Multicast Snooping: A New Coherence Method Using a Multicast Address Network”, Bilir, et al,The 26thInternational Symposium on Computer Architecture, IEEE, Atlanta, GA, May 2-4, 1999, http://csdl.computer.org/comp/processings/isca/1999/0170/00/01700294abs.htm.
“Architecture and Design of AlphaServer GS320”, Gharachorloo, et al,ACM Sigplan Notices, vol. 35, Issue 11, Nov. 2000, http://portal.acm.org/citation.cfm?id=356991&dl=ACM&coll=portal.
“View Caching: Efficient Software Shared Memory for Dynamic Computations”, Karamcheti, et al,11thInternational Parallel Processing Symposium, Geneva, Switzerland, Apr. 1-5, 1997, http://ipdps.eece.unm.edu/1997/s13/318.pdf.
“Cache-Coherent Distributed Shared Memory: Perspectives on Its Development and Future Challenges”, Hennessy, et al,Proceedings of the IEEE, vol. 87, Issue 3, Mar. 1999, ISSN 0018-9219, http://cva.stanford.edu/cs99s/papers/hennessy-cc.pdf.
“Survey on Cache Coherence in Shared & Distributed Memory Multiprocessors”, Garg, et al, Online, http://www.cse.psu.edu/˜cg530/proj03/cache—coherence.pdf.
“A Survey of Cache Coherence Mechanisms in Shared Memory Multiprocessors”, Lawrence, Department of Computer Science, University of Manitoba, Manitoba, Canada, May 14, 1998, http://www.cs.uiowa.edu/˜rlawrenc/research/Papers/cc.pdf.
“Bandwidth Adaptive Snooping”, Martin, et al.8thAnnual International Symposium on High-Performance Computer Architecture(HPCA-8), Cambridge, MA, Feb. 2-6, 2002.
“Timestamp Snooping: An Approach for Extending SMPs”, Martin, et al.9thInternational Conference on Architectural Support for Programming Languages and Operating Systems(ASPLOS-IX), Cambridge, MA, Nov. 13-15, 2000.

Affiliated with

Also associated with

Rating

Computer system supporting read-to-write-back transactions... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system supporting read-to-write-back transactions..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system supporting read-to-write-back transactions... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3773843