Computer system memory controller and method of burst data order

Details Computer system memory controller and method of burst data order Computer system memory controller and method of burst data order

1997-08-12

1999-06-22

Lim, Krisna

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

395872, 711127, 711157, G06F 1328

Patent

active

059151269

ABSTRACT:
A computer system including a memory controller programmed with associated burst order translation logic and coupled to one or more microprocessors and including a memory circuit which supports either sequential or interleaved transmission of burst data communication between an I/O devices and one or more of the microprocessors. Data transmitted to or from an I/O device, processor or memory is temporarily stored in a buffer within the memory controller. The buffers contain multiple addresses with each address capable of containing a quadword of data. The quadwords of data are transferred to the addresses corresponding to which quadword is the requested quadword from the processor. The quadwords are transmitted, requested quadword first then the next quadword, continuing until all quadwords are transmitted. The corresponding addresses are determined through incrementing or decrementing a pointer to the corresponding addresses, dependent upon the burst ordering translation required.

REFERENCES:
patent: 5202973 (1993-04-01), Ramanujan et al.
patent: 5255378 (1993-10-01), Crawford et al.
patent: 5333293 (1994-07-01), Bonella
patent: 5448742 (1995-09-01), Bhattacharya
patent: 5469558 (1995-11-01), Liebermann et al.
patent: 5490253 (1996-02-01), Lahn et al.
patent: 5537555 (1996-07-01), Landry et al.
patent: 5613071 (1997-03-01), Rankin et al.
patent: 5644788 (1997-07-01), Courtright
patent: 5689659 (1997-11-01), Tietjen et al.
patent: 5710942 (1998-01-01), Nakagaki et al.
patent: 5715476 (1998-02-01), Kundu et al.
patent: 5729709 (1998-03-01), Harness

Affiliated with

Also associated with

Rating

Computer system memory controller and method of burst data order does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system memory controller and method of burst data order, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system memory controller and method of burst data order will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1714656