Computer system including a plurality of multimedia devices each

Details Computer system including a plurality of multimedia devices each Computer system including a plurality of multimedia devices each

1995-12-11

1998-05-05

Harvey, Jack B.

395306, G06F 1314

Patent

active

057489211

ABSTRACT:
A computer system including a plurality of multimedia devices each having a high-speed memory data channel for accessing system memory. Each multimedia device has a high speed link directly to system memory, which is preferably single or multiple ported memory. These individual links are preferably high speed serial interconnects but, alternatively, may be 4-bit, 8-bit, 16-bit, 24-bit, 32-bit, 64-bit or any combination thereof. In this embodiment, intelligent buffering is preferably implemented within the core logic, and arbitration for access to main memory is preferably implemented within the core logic. Each of the multimedia devices uses its dedicated memory data channel to perform data accesses and transfers directly to the main memory, bypassing PCI bus arbitration and PCI bus cycles. Alternatively, each of the multimedia devices includes a high speed memory channel directly to the memory controller in the core logic for accessing system memory. The computer system is thus optimized for real-time applications and provides increased performance over current computer architectures.

REFERENCES:
patent: 4245344 (1981-01-01), Richter
patent: 4991169 (1991-02-01), Davis et al.
patent: 5208745 (1993-05-01), Quentin et al.
patent: 5245322 (1993-09-01), Dinwiddie, Jr. et al.
patent: 5261072 (1993-11-01), Siegel
patent: 5325423 (1994-06-01), Lewis
patent: 5373493 (1994-12-01), Iizuka
patent: 5404522 (1995-04-01), Carmon et al.
patent: 5440336 (1995-08-01), Buhro et al.
patent: 5440740 (1995-08-01), Chen et al.
patent: 5440755 (1995-08-01), Harwer et al.
patent: 5448735 (1995-09-01), Anderson et al.
patent: 5450551 (1995-09-01), Amini et al.
patent: 5461679 (1995-10-01), Normile et al.
patent: 5487167 (1996-01-01), Dinallo et al.
patent: 5497373 (1996-03-01), Hulen et al.
patent: 5508940 (1996-04-01), Rossmere et al.
patent: 5519345 (1996-05-01), Farrell et al.
patent: 5519839 (1996-05-01), Culley et al.
patent: 5530902 (1996-06-01), McRoberts et al.
patent: 5535339 (1996-07-01), Kim
patent: 5557757 (1996-09-01), Gephardt et al.
patent: 5564001 (1996-10-01), Lewis
patent: 5574662 (1996-11-01), Windrem et al.
Kettler, Kevin A. and Jay K. Strosnider, "Scheduling Analysis of the MicroChannel Architecture for Multimedia Applications," Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, May 1994, pp. 403-414.
Weiss, Ray, Senior Editor, "DSP tools: navigating the hardware/software interface," Computer Design, Oct. 1994, pp. 69-88.
Lee, et al., "Real-time MPEG Video Codec on a Single-chip Multiprocessor," SPIE vol. 2187, Apr. 1994, pp. 32-42.
Horning, et al., "Hewlett-Packard's New Multimedia Enabled PA-RISC Workstations," Feb. 28, 1994, pp. 362-368.
PCI Local Bus--PCI Multimedia Design Guide--Revision 1.0--Mar. 29, 1994, 43 pages.

Affiliated with

Also associated with

Rating

Computer system including a plurality of multimedia devices each does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system including a plurality of multimedia devices each, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system including a plurality of multimedia devices each will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-67865