Computer system high speed link method and means

Details Computer system high speed link method and means Computer system high speed link method and means

1989-05-30

1993-06-08

Shaw, Gareth D.

Boots, shoes, and leggings

395250, 36492799, 3649352, 3649571, 364DIG2, G06F 300, G06F 1300

Patent

active

052186776

ABSTRACT:
This embodiment provides apparatus and method for implementing a High Speed Link (HSL) such as the newly proposed ANSI High Performance Parallel Interface (HIPPI) standard on processors complexes like the IBM 3090 having a paging store with an independent bus. A high speed link adapter (HSLA) including input and output buffers and controls is coupled to the independent bus under program control. Program access to high speed link is obtained by an extension to the Page-in and Page-out instructions.

REFERENCES:
patent: 4476524 (1984-10-01), Brown et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4757446 (1988-07-01), Trottier et al.
patent: 4860192 (1989-08-01), Sachs et al.
Draft Proposed American National Standard for Information Systems, X3T9.3/88-023, Mar. 17, 1989 "High Speed Channel" pp. 1-46.

Affiliated with

Also associated with

Rating

Computer system high speed link method and means does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system high speed link method and means, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system high speed link method and means will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1948144