Electrical computers and digital data processing systems: input/ – Input/output data processing
Patent
1996-07-19
1999-10-26
Beausoliel, Jr., Robert W.
Electrical computers and digital data processing systems: input/
Input/output data processing
709247, G06F 500
Patent
active
059744715
ABSTRACT:
A computer system having distributed compression and decompression logic for compressed data movement within the computer system. This provides increased efficiency and reduced bus bandwidth requirements. The computer system includes various standard components, including a CPU, chip set logic, main memory, one or more expansion buses, and various peripheral devices coupled to the expansion buses. Various devices may be connected to the PCI bus, including graphics accelerator hardware, audio logic, a hard drive, and a network interface card, and other multimedia devices, as desired. In the preferred embodiment, the bridge logic and/or memory controller, one or more of the multimedia devices, the hard drive, and the network interface controller each includes compression/decompression (codec) logic which performs compression and decompression operations. Thus, when a device desires to perform a transfer on the bus, the codec in the device preferably compresses the data before transferring the data onto the bus. The receiving or destination device includes codec logic which receives the compressed data and decompresses the data, and the decompressed data is then used or stored by the device. Thus, the majority of data transfers on the bus are compressed data transfers, i.e., comprise transfers of compressed data. This optimizes or reduces the required bus transfer bandwidth.
REFERENCES:
patent: 4008460 (1977-02-01), Bryant et al.
patent: 4688108 (1987-08-01), Cotton et al.
patent: 4881075 (1989-11-01), Weng
patent: 5237460 (1993-08-01), Miller et al.
patent: 5247638 (1993-09-01), O'Brien et al.
patent: 5247646 (1993-09-01), Osterlund et al.
patent: 5353425 (1994-10-01), Malamy et al.
patent: 5357614 (1994-10-01), Pattisam et al.
patent: 5396343 (1995-03-01), Hanselman
patent: 5420696 (1995-05-01), Wegeng et al.
patent: 5455577 (1995-10-01), Slivka et al.
patent: 5515511 (1996-05-01), Nguyen et al.
patent: 5548742 (1996-08-01), Wang et al.
patent: 5563595 (1996-10-01), Strohacker
patent: 5584008 (1996-12-01), Shimada et al.
patent: 5606428 (1997-02-01), Hanselman
patent: 5627995 (1997-05-01), Miller et al.
patent: 5696912 (1997-12-01), Bicevskis et al.
patent: 5784650 (1998-07-01), Gulick et al.
patent: 5812817 (1998-09-01), Hovis et al.
patent: 5828877 (1998-10-01), Pearce et al.
patent: 5838996 (1998-11-01), Decarmo
patent: 5845088 (1998-12-01), Lewis
A Chip Set for Lossless Image Compression by Shah et al., IEEE 1991.
Chip Set for High Performance Lossless Image Compression and Entropy Coding by Vendrux et al., IEEE 1992.
Advanced Micro Devices , Inc.
Beausoliel, Jr. Robert W.
Elisca Pierre Eddy
Kowert Robert C.
LandOfFree
Computer system having distributed compression and decompression does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system having distributed compression and decompression, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system having distributed compression and decompression will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-775942