Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-07-26
2010-11-30
Rinehart, Mark (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S105000, C711S169000
Reexamination Certificate
active
07844769
ABSTRACT:
A memory system having a data bus coupling a memory controller and a memory. The data bus has a number of data bus bits. The data bus is programmably apportioned to a first portion dedicated to transmitting data from the memory controller to the memory and a second portion dedicated to transmitting data from the memory to the memory controller. The apportionment can be assigned by suitable connection of pins on a memory chip in the memory and the memory controller to logical values. Alternatively, the apportionment can be scanned into the memory controller and the memory at bring up time. In another alternative, the apportionment can be changed by suspending data transfer and dynamically changing the sizes of the first portion and the second portion.
REFERENCES:
patent: 5157635 (1992-10-01), Ellis et al.
patent: 5283764 (1994-02-01), Kim et al.
patent: 5379382 (1995-01-01), Work et al.
patent: 5423009 (1995-06-01), Zhu
patent: 6138204 (2000-10-01), Amon et al.
patent: 6434654 (2002-08-01), Story et al.
patent: 6502161 (2002-12-01), Perego et al.
patent: 6774734 (2004-08-01), Christensen et al.
patent: 6820181 (2004-11-01), Jeddeloh et al.
patent: 7120743 (2006-10-01), Meyer et al.
patent: 7136953 (2006-11-01), Bisson et al.
patent: 7171508 (2007-01-01), Choi
patent: 7243252 (2007-07-01), Yanagawa
patent: 7269088 (2007-09-01), Osborne
patent: 2004/0042333 (2004-03-01), Shore et al.
patent: 2004/0148482 (2004-07-01), Grundy et al.
patent: 2005/0086417 (2005-04-01), Meyer et al.
patent: 2005/0210216 (2005-09-01), Jobs et al.
patent: 2005/0235090 (2005-10-01), Lee et al.
patent: 2006/0090112 (2006-04-01), Cochran et al.
patent: 2006/0095592 (2006-05-01), Borkenhagen
patent: 2006/0195631 (2006-08-01), Rajamani
patent: 2007/0083701 (2007-04-01), Kapil
patent: 2007/0091104 (2007-04-01), Singh et al.
patent: 2007/0258491 (2007-11-01), Reitlingshoefer et al.
patent: 2007/0300104 (2007-12-01), Thayer
Tektronix, Preparing for FB-DIMM and DDR2, May 2005.
Kevin Kilbuck, Fully Buffered DIMM—Unleashing Server Capacity, May 25, 2005.
Preparing for FB-DIMM and DDR2—Application Overview, pp. 1-8 http:/www.tektronix.com/memory.
Bartley Gerald Keith
Becker Darryl John
Borkenhagen John Michael
Dahlen Paul Eric
Germann Philip Raymond
International Business Machines - Corporation
Patel Nimesh G
Rinehart Mark
Williams Robert R.
LandOfFree
Computer system having an apportionable data bus and daisy... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system having an apportionable data bus and daisy..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system having an apportionable data bus and daisy... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4195022