Computer system having a DSP local bus

Details Computer system having a DSP local bus Computer system having a DSP local bus

1995-11-16

1997-10-07

Auve, Glenn A.

395293, G06F 1314

Patent

active

056757514

ABSTRACT:
A computer system having a peripheral bus and a digital signal processor (DSP) local bus interfacing to the peripheral bus via an extended bus interface circuit (EBIC). The DSP local bus is configured such that devices, which are typically two or more DSPs, electrically connected to the DSP local bus may transfer data to other devices connected to the DSP local bus regardless of data transfer activity of the peripheral bus. Moreover, as seen from the peripheral bus, the devices connected to the DSP local bus have the same arbitration level. However, as seen from the DSP local bus, each device connected to the DSP local bus has a unique arbitration level determined by the priority of the tasks executing on the respective devices, as determined by a DSP operating system.

REFERENCES:
patent: 4837682 (1989-06-01), Culler
patent: 4870704 (1989-09-01), Matelan et al.
patent: 4935868 (1990-06-01), DuLac
patent: 4959775 (1990-09-01), Yonekura
patent: 5001625 (1991-03-01), Thomas et al.
patent: 5029074 (1991-07-01), Maskas et al.
patent: 5195185 (1993-03-01), Marenin
patent: 5237686 (1993-08-01), Asano et al.
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5353417 (1994-10-01), Fuoco et al.
patent: 5353423 (1994-10-01), Hamid et al.
patent: 5377331 (1994-12-01), Drerup et al.
82420/82430 PCIset ISA and EISA Bridges, Intel, Apr. 1993.
Feasible Processor Allocation in a Hard-Real-Time Environment, Richard K.J. Henn, The Journal of Real-Time Systems 1, 77-93 (1989), pp. 77-93.
A Model for a Hard Real Time System Executive, V. Gafni, IFAC Real Time Programming, Valencia, Spain 1988 pp. 69-74.
A feasibility test for scheduling tasks in a distributed hard real-time system, M. Chetto, APII-0296-1598/90/03, pp. 239-252.
Scheduling Processes with Release Times, Deadlines, Precedence, and Exclusion Relations, Jia Xu and David Lorge Parnas, IEEE Transactions on Software Engineering, vol. 16, No. 3, Mar. 1990, pp. 360-369.
DSP3210 Brings Music and Movement to PCs, A. Brown, Electron. World Wirel. World (UK), vol. 97, No. 1663, May 1991, p. 431.
Interfacing Processor-Based Devices to Personal Computer Systems; IBM Technical Disclosure Bulletin, Baker, et al., vol. 32, No. 11, Apr. 1990, pp. 202-205.
Intelligent PC Adapter Card for SCSI Devices; IBM Technical Disclosure Bulletin, Lochner, Jan. 1990, vol. 32, No. 8A, pp. 95-97.
Dual Bus Processor Architecture; IBM Technical Disclosure Bulletin, Sep. 1989, Millas, vol. 32, No. 4A, pp. 161-165.
Multiple Digital Signal Processor Circuit Cards for Tool Control Applications; IBM Technical Disclosure Bulletin, Hammond, et al., Oct. 1989, vol. 32, No. 5A, pp. 452-454.

Affiliated with

Also associated with

Rating

Computer system having a DSP local bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system having a DSP local bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system having a DSP local bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2364965