Computer system generating a processor interrupt in response to

Details Computer system generating a processor interrupt in response to Computer system generating a processor interrupt in response to

1998-09-17

2000-03-14

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710129, 710267, 710 28, G06F 1300

Patent

active

060386290

ABSTRACT:
A computer system having interrupts synchronized to data storage by having an interrupt data signal (interrupt packet) follow the path of the data to an interrupt receiver, which interrupts the processor to execute an interrupt service routine. Rather than having a dedicated interrupt line from a peripheral device to a processor, the peripheral device sends the interrupt across a bus from the peripheral to the processing unit via an interrupt receiver. The system can include a processor; a memory circuit in circuit communication with the processor; a peripheral device in circuit communication with the memory circuit via a bus; and an interrupt circuit in circuit communication with the peripheral circuit via the bus and in circuit communication with the processor via an interrupt bus; and wherein the peripheral device transmits data to the memory circuit across the bus and then transmits a predetermined interrupt data signal to the interrupt circuit across the bus; and wherein the interrupt circuit asserts an interrupt signal onto the interrupt bus to interrupt the processor responsive to receiving the predetermined interrupt data signal from the bus, thereby assuring that the processor is interrupted after the data is transmitted to the memory circuit.

REFERENCES:
patent: 5105424 (1992-04-01), Flaig et al.
patent: 5265255 (1993-11-01), Bonevento et al.
patent: 5485584 (1996-01-01), Hausman et al.
patent: 5530874 (1996-06-01), Emery et al.
patent: 5537646 (1996-07-01), Buck et al.
patent: 5619687 (1997-04-01), Langan et al.
patent: 5632021 (1997-05-01), Jennings et al.
patent: 5659758 (1997-08-01), Gentry et al.
patent: 5675807 (1997-10-01), Iswandhi et al.
patent: 5854908 (1998-12-01), Ogilvie et al.
"The IBM Mwave 3780i DSP", by Bernbaum, et al., Proceedings of Seventh Annual Conference on Signal Processing Applications and Technology, pp. 1287-1291, Oct. 7-10, 1996.
"Condition code prediction for fixed-point arithmetic units" by S. Vassiliadis and M. Putrino, Int. J. Electronics, 1989, vol. 66, No. 6, pp. 887-890.
Mwave Developers Toolkit, DSP Task Progammer's Guide, Intermetrics, Inc., Dec. 1993.
Mwave Developers Toolkit, Assembly Language Reference Manual, Intermetrics, Inc., Dec. 1993.

Affiliated with

Also associated with

Rating

Computer system generating a processor interrupt in response to does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system generating a processor interrupt in response to , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system generating a processor interrupt in response to will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-179607