Computer system for concurrent data transferring between graphic

Details Computer system for concurrent data transferring between graphic Computer system for concurrent data transferring between graphic

1997-04-14

1999-08-24

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710126, 710 52, 711146, G06F 1336

Patent

active

059419687

ABSTRACT:
A computer system is provided including a CPU, a graphics controller, system memory, data steering logic, a DMA controller and arbitration logic. The graphics controller and system memory are coupled to a high-speed data bus. Data accessed by the CPU, the DMA controller and the graphics controller is all stored in the system memory. The data steering logic is also coupled to the high-speed data bus and to a low-speed data bus, and to the CPU. The data steering logic is configured to selectively couple the CPU to either the high-speed data bus or the low-speed data bus, thereby accommodating data transfers between the CPU and a bus device connected to the slow-speed data bus concurrent with data transfers between the graphics controller and the system memory. The data steering logic may also accommodate data transfers by the DMA controller on the slow-speed data bus concurrent with graphics controller data transfers. The arbitration logic arbitrates for access to the system memory between the CPU, DMA controller and graphics controller. In an alternative mode, the data steering logic accommodates data transfers between the CPU and the system memory over both the high-speed and slow-speed buses as a single double width high speed bus. The CPU, graphics controller, DMA controller, data steering logic and arbitration logic as described above may all be included within a single integrated circuit device along with various PC compatibility cores, thus achieving a low-cost, low-space system without sacrificing overall performance.

REFERENCES:
patent: 5454107 (1995-09-01), Lehman et al.
patent: 5613162 (1997-03-01), Kabenjian
patent: 5678009 (1997-10-01), Bains et al.
patent: 5748203 (1998-05-01), Tang et al.
patent: 5761454 (1998-06-01), Adusumilli et al.
patent: 5768628 (1998-06-01), Priem
patent: 5812789 (1998-09-01), Diaz et al.
patent: 5815167 (1998-09-01), Muthal et al.
patent: 5859989 (1999-01-01), Olarig et al.
XP-002073097 Cyrix Announces the MediaGX Processor, published Jul. 29, 1998 (1 doublesided sheet).
XP-000597978 Kocsis, "Frame-buffer wars: new directions in PC graphics," EDN May 23, 1996, pp. 121-126; 128.
International Search Report PCT/US 98/06475 dated Aug. 13, 1998.

Affiliated with

Also associated with

Rating

Computer system for concurrent data transferring between graphic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system for concurrent data transferring between graphic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system for concurrent data transferring between graphic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-462491