Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2004-07-08
2008-09-09
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S118000, C711S167000, C711S168000, C711S213000, C712S237000, C712S239000
Reexamination Certificate
active
07424578
ABSTRACT:
A compiler apparatus for a computer system capable of improving the hit rate of a cache memory, which includes a prefetch target extraction device, a thread activation process insertion device, and a thread process creation device. The compiler apparatus creates threads for performing prefetch and prepurge. Prefetch and prepurge threads created by this compiler apparatus perform prefetch and prepurge in parallel with the operation of the main program, by taking into consideration program priorities and the usage ratio of the cache memory.
REFERENCES:
patent: 5473764 (1995-12-01), Chi
patent: 5822759 (1998-10-01), Treynor
patent: 11-212802 (1999-08-01), None
patent: 11-306028 (1999-11-01), None
Heishi Taketo
Michimoto Shohei
Nakashima Kiyoshi
Matsushita Electric - Industrial Co., Ltd.
Shah Sanjiv
Yu Jae U
LandOfFree
Computer system, compiler apparatus, and operating system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system, compiler apparatus, and operating system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system, compiler apparatus, and operating system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3977530