Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-12-12
1999-04-20
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711145, G06F 1208
Patent
active
058954902
ABSTRACT:
In a microcomputer system implementing a cache memory subsystem, the cache performance on write allocation cycles is improved. When the processor writes to a line of the cache memory that results in a cache tag miss, after the processor write operation is suspended, the data is allocated from main memory into the cache memory. During this main memory read, however, instead of setting the state of the line of memory to unmodified, its state is set to modified. On the subsequent processor read operation, a cycle is saved because the modified bit does not have to be changed from unmodified to modified.
REFERENCES:
patent: 5060136 (1991-10-01), Furney et al.
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5488709 (1996-01-01), Chan
Handy, "The Cache Memory Book", 1993, pp. 62-64, 69-72, & 262.
"Pentium Processor User'Manual, vol. 2: 82496 Cache Controller and 82491 Cache SRAM Data Book", Intel, 1993, pp. 2-1 to 2-4; 3-1; 3-5 to 3-7; 3-10 to 3-11; 5-1 to 5-10; 5-90 to 5-91 & 6-14 to 6-15.
Chan Eddie P.
Compaq Computer Corporation
Ellis Kevin L.
LandOfFree
Computer system cache performance on write allocation cycles by does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system cache performance on write allocation cycles by , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system cache performance on write allocation cycles by will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2245544