Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-08-29
2006-08-29
Whitmore, Stacy A. (Department: 2812)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07100133
ABSTRACT:
The present invention facilitates automation of system on a chip (SoC) design, manufacture and verification in a convenient and efficient manner. In one embodiment, a SoC netlist builder and verification computer system of the present invention includes a user interface module, a parameter application module, an expert system module and a chip level netlist generation module. The user interface module provides user friendly and convenient interfaces that facilitate easy entry and modification of user selections and parameters. The parameter application module interprets information supplied by the user module and the expert system module and creates directions (e.g., command lines) passed to other modules for execution. The expert system module analyzes information and automatically provides SoC building and verification data including automated addition of default architectural features, automated insertion of default parameters, and automated input of information to the verification module. The chip level netlist generation module automatically generates a chip level netlist, including the instantiation of internal IC devices and connections between the circuit blocks for internal signals. The verification module automatically generates a test bench and a logical verification environment including simulation models (e.g., a chip model and a system level model).
REFERENCES:
patent: 5428791 (1995-06-01), Andrew et al.
patent: 5841663 (1998-11-01), Sharma et al.
patent: 5903475 (1999-05-01), Gupte et al.
patent: 6102961 (2000-08-01), Lee et al.
patent: 6118938 (2000-09-01), Lawman et al.
patent: 6145073 (2000-11-01), Cismas
patent: 6311309 (2001-10-01), Southgate
patent: 6370493 (2002-04-01), Knapp et al.
Blaner, “RTL design source management for sysytem on a chip designs”, Sep. 1998, IEEE, pp. 147-152.
Meiyappan Subramanian S.
Petryk Edward M.
Vajjhala Varaprasad
Koninklijke Philips Electronics N.V
Whitmore Stacy A.
Zawilski Peter
LandOfFree
Computer system and method to dynamically generate system on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system and method to dynamically generate system on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system and method to dynamically generate system on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3610545