Computer system and method of operation thereof wherein a BIOS R

Details Computer system and method of operation thereof wherein a BIOS R Computer system and method of operation thereof wherein a BIOS R

1996-09-03

1997-10-21

Lall, Parshotam S.

395306, 395830, 395652, G06F 1300

Patent

active

056805560

ABSTRACT:
A personal computer system is provided which includes a CPU, with the CPU being operable by a BIOS including initialization or booting instructions. The system includes a local bus and a peripheral bus. A bus interface chip, including a memory controller/peripheral bus host bridge (MC/PBHB) interconnects the local bus and the peripheral bus, and includes a latch which includes as its input clock cycles generated by the CPU. The initialization instructions of the BIOS are contained in a non-volatile ROM module located to write onto either the local bus or the peripheral bus. The MC/PBHB unit is able to decode and handle ROM cycles and is configured to either pass or not pass ROM read cycles depending upon certain control states that identify whether the ROM is located on the local bus or the peripheral bus. Logic is provided to detect during the first ROM CPU cycle whether the ROM is on the peripheral bus or on the local bus, and the MC/PBHB will then either pass the signal to the peripheral bus if that is where the ROM is located, or will not pass it--in which case the local bus controller will take over and read the ROM which must be located on the local bus since it is not located on the peripheral bus.

REFERENCES:
patent: 4626986 (1986-12-01), Mori
patent: 4727491 (1988-02-01), Culley
patent: 5123092 (1992-06-01), Buxton et al.
patent: 5148389 (1992-09-01), Hughes
patent: 5274816 (1993-12-01), Oka
patent: 5321827 (1994-06-01), Lu et al.
patent: 5355489 (1994-10-01), Bealkowski et al.
patent: 5410707 (1995-04-01), Bell
patent: 5471674 (1995-11-01), Stewart et al.
patent: 5515514 (1996-05-01), Dhueg et al.
patent: 5522050 (1996-05-01), Amini et al.
Marshall "Fast Transit", Oct. 1992 pp. 122-136.
Dudley et al. "A Programmble Processor for BIT-Serial Protocols", Mar. 92, v. 665-668.

Affiliated with

Also associated with

Rating

Computer system and method of operation thereof wherein a BIOS R does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system and method of operation thereof wherein a BIOS R, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system and method of operation thereof wherein a BIOS R will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1014396