Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1995-06-15
1999-10-12
Gossage, Glenn
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711 2, G06F 1300
Patent
active
059667281
ABSTRACT:
A computer system and method allow memory locations in both system memory and expansion memory devices coupled to an input/output (I/O) bus to be cacheable in a central processing unit (CPU) cache. The computer system contains an I/O bus connected to I/O devices and an expansion bus connected to expansion memory devices, a system memory not accessible via the I/O bus or expansion bus, and the system bus used for conducting data transfers between the I/O bus and both the CPU cache and system memory. The I/O bus supports data transfers between pairs of I/O devices, and I/O devices and expansion memory devices on the expansion bus, as well as data transfers between individual I/O devices and the system, which presents a problem of maintaining coherency in the CPU cache when data is written by one I/O device or expansion memory device to a cacheable memory location in another I/O device or expansion memory device. The computer system employs a snoop/data invalidation function at the system interface to the I/O bus to determine when a memory location in an expansion memory device coupled to the expansion bus is being written to by another expansion memory device coupled to the expansion bus or an I/O device coupled to the I/O bus. If such a write is taking place, it is then determined if the address of the location being written is in and address range predesignated as cacheable; if so, then the CPU cache controller or other device controlling the CPU cache is notified that memory at a cacheable location in an expansion memory device has been overwritten.
REFERENCES:
patent: 5072369 (1991-12-01), Theus et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5193170 (1993-03-01), Lam
patent: 5226144 (1993-07-01), Moriwaki et al.
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5341487 (1994-08-01), Derwin et al.
Amini Nader
Boury Bechara Fouad
Brannon Sherwood
Horne Richard Louis
Gossage Glenn
Hogg William N.
International Business Machines Corp.
LandOfFree
Computer system and method for snooping date writes to cacheable does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer system and method for snooping date writes to cacheable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system and method for snooping date writes to cacheable will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-662682