Computer processor system for executing RXE format floating poin

Details Computer processor system for executing RXE format floating poin Computer processor system for executing RXE format floating poin

1998-04-30

2000-07-04

Ellis, Richard L.

Electrical computers and digital processing systems: processing

Instruction decoding

Decoding instruction to accommodate plural instruction...

712210, G06F 930

Patent

active

060853131

ABSTRACT:
A computer processor system having a floating point processor for instructions which are processed in a six cycle pipeline, in which prior to the first cycle of the pipeline an instruction text is fetched, and during the first cycle for the fetched particular instruction it is decoded and the base (B) and index (X) register values are read for use in address generation. Instructions of the RX-type are extended by placing the extension of the operation code beyond the first four bytes of the instruction format and to assign the operation codes in such a way that the machine may determine from the first 8 bits of the operation code alone, the exact format of the instruction. Instructions formats include the ESA/390 instructions SS, RR; RX; S; RRE; RI: and the new RXE instructions. where instructions of the RXE format have their R.sub.1, X.sub.2, B.sub.2, and D.sub.2 fields in the identical positions in said instruction register as in the RX format to enable the processor to determine from the first 8 bits of the operation code alone that an instruction being decoded is an RXE format instruction and the register indexed extensions of the RXE format instruction, after which it gates the correct information to said X-B-D adder. During the second cycle the address add of B+X+Displacement is performed and sent to the cache processor's, and during the third and fourth cycles the cache is respectively accessed and data is returned, and during a fifth cycle execution of the fetched instruction occurs with the result putaway in a sixth cycle.RXE instructions can be used for floating point processing and fixed point processing.

REFERENCES:
patent: 5249273 (1993-09-01), Akihiro et al.
patent: 5345567 (1994-09-01), Hayden et al.
patent: 5694617 (1997-12-01), Webb et al.
"Resolving Store Load Links in a Instruction Unit" by Bullions et al., IBM Technical Disclosure Bulletin, vol. 14, No. 3, Aug. 1971, p. 868.
"In Line Code Packing Method" by Crews, IBM Technical Disclosure Bulletin, vol. 14, No. 4, Sep. 1971, pp. 1334-1336.
"Self-Aligning Multidecode Mechanism" by Emma et al., IBM Technical Disclosure Bulletin, vol. 38, No. 2, Feb. 1995, p. 181.
"Enhanced Overlap in Multiple E-Unit Processors" IBM Technical Disclosure Bulletin, N309, Jan. 1990.
"Technique for Bit Array Manipulation" by Page, IBM Technical Disclosure Bulletin, vol.16, No. 6, Nov. 1973, pp. 2021-2025.

Affiliated with

Also associated with

Rating

Computer processor system for executing RXE format floating poin does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer processor system for executing RXE format floating poin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer processor system for executing RXE format floating poin will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1496390