Computer memory address control apparatus utilizing hashed addre

Details Computer memory address control apparatus utilizing hashed addre Computer memory address control apparatus utilizing hashed addre

1996-02-27

1998-03-03

Lane, Jack A.

395417, G06F 1210

Patent

active

057245380

ABSTRACT:
The present invention relates to the design of computer systems incorporating virtual memory where a virtual page number is longer than the inherent basic data width of the designed computer system. Instead of storing an entire tag in page table entries, a reduced tag is stored. The reduced tag is sized to be no greater in length than the basic computer data width and therefore a single compare operation will ascertain whether there is a match between the reduced tag and the tag stored in a page table entry. To maintain uniqueness of the page table entries, any bits removed from the virtual address to form the reduced tag are used to form an index into the page table.

REFERENCES:
patent: 4682281 (1987-07-01), Woffinden et al.
patent: 4727484 (1988-02-01), Saito
patent: 4731740 (1988-03-01), Eguchi
patent: 5060137 (1991-10-01), Bryg et al.
patent: 5253353 (1993-10-01), Mogul

Affiliated with

Also associated with

Rating

Computer memory address control apparatus utilizing hashed addre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer memory address control apparatus utilizing hashed addre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer memory address control apparatus utilizing hashed addre will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2257857