Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1999-02-22
2000-08-08
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
G06F 1100
Patent
active
061016179
ABSTRACT:
A computer system includes a timer which times out if the operating system does not periodically reset the timer. When the system fails and no longer resets the timer, the timer times out, and the computer is reset. The system performs its power on program and checks the memory array for bad memory blocks, which are mapped out of the memory. Next, the system alerts the operator of the failure using a pager. The system then reboots itself from a hard drive having two separate bootable partitions, one for the operating system in the first partition, and one for a diagnostics program in the second partition, so that an operator may diagnose and remedy the problem. The operator may set an indication of which partition to use for booting. The system further provides for remote access so that the operator may interact with the diagnostics program from a remote location.
REFERENCES:
patent: 4063311 (1977-12-01), Jeremiah et al.
patent: 4234926 (1980-11-01), Wallace et al.
patent: 4521847 (1985-06-01), Ziehm et al.
patent: 4589090 (1986-05-01), Downing etal.
patent: 4697266 (1987-09-01), Finley
patent: 4802119 (1989-01-01), Heene et al.
patent: 4956807 (1990-09-01), Hosaka et al.
patent: 4977399 (1990-12-01), Price et al.
patent: 4999838 (1991-03-01), Horikawa
patent: 5010331 (1991-04-01), Dias et al.
patent: 5068851 (1991-11-01), Bruckert et al.
patent: 5113504 (1992-05-01), Matsuda
patent: 5153881 (1992-10-01), Bruckert et al.
patent: 5155856 (1992-10-01), Bock et al.
patent: 5233613 (1993-08-01), Allen et al.
patent: 5251227 (1993-10-01), Bruckert et al.
patent: 5313625 (1994-05-01), Hess et al.
patent: 5321830 (1994-06-01), Nakamura et al.
patent: 5325520 (1994-06-01), Nguyen et al.
patent: 5345583 (1994-09-01), Davis
patent: 5379436 (1995-01-01), Tanaka
patent: 5410706 (1995-04-01), Farrand et al.
patent: 5481452 (1996-01-01), Simmons
patent: 5511161 (1996-04-01), Sato et al.
EPO Abstract No. 90-029493 Entitled Dual Function ROM Controlling Initial Program Load--Has Control Microcode With Boot Subroutines Containing Added Decision Making Paths and Set-Up Code, Abstract Only.
Multiple Bootable Operating System, IBM Technical Disclosure Bulletin, vol. 35, No. 1A, Jun. 1992, pp. 311-314.
Unattended System Monitor, IBM Technical Disclosure Bulletin, vol. 33, No. 3A, 8190, pp. 453-457.
Hardware Boot Device, IBM Technical Disclosure Bulletin, vol. 33, No. 5. Oct. 1990, pp. 370-371.
IPL Record Extension for Alternate Boot Programs, Research Disclosure, No. 307, New York, U.S., Nov. 1989.
Data Terminal Equipment Remotely Powered by a Modem Equipped with a Contact Sense/Operate Facility, IBM Technical Disclosure Bulletin, vol. 26, No. 12, May 1984, pp. 6484-6485.
Burckhartt David M.
Dow Randolph O.
Emerson Theodore F.
Perez Lazaro D.
Stimac Gary A.
Beausoliel, Jr. Robert W.
Compaq Computer Corporation
Elmore Stephen C.
LandOfFree
Computer failure recovery and alert system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer failure recovery and alert system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer failure recovery and alert system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1160841