Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2008-01-11
2010-06-08
Treat, William M (Department: 2181)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C718S001000
Reexamination Certificate
active
07734900
ABSTRACT:
In a logically partitioned host computer system comprising host processors (host CPUs), a facility and instruction for discovering topology of one or more guest processors (guest CPUs) of a guest configuration comprises a guest processor of the guest configuration fetching and executing a STORE SYSTEM INFORMATION instruction that obtains topology information of the computer configuration. The topology information comprising nesting information of processors of the configuration and the degree of dedication a host processor provides to a corresponding guest processor. The information is preferably stored in a single table in memory.
REFERENCES:
patent: 3825895 (1974-07-01), Larsen et al.
patent: 3982229 (1976-09-01), Rouse et al.
patent: 4569016 (1986-02-01), Hao et al.
patent: 4578750 (1986-03-01), Amdahl et al.
patent: 4713750 (1987-12-01), Damouny et al.
patent: 4839839 (1989-06-01), Tokumaru et al.
patent: 5113523 (1992-05-01), Colley et al.
patent: 5859994 (1999-01-01), Zaidi
patent: 5860152 (1999-01-01), Savkar
patent: 5870598 (1999-02-01), White et al.
patent: 6067613 (2000-05-01), Balmer
patent: 6112293 (2000-08-01), Witt
patent: 6223256 (2001-04-01), Gaither
patent: 6356997 (2002-03-01), Krishnan et al.
patent: 6763327 (2004-07-01), Songer et al.
patent: 7200736 (2007-04-01), Klein
patent: 7337442 (2008-02-01), VoBa et al.
patent: 2003/0105833 (2003-06-01), Daniels et al.
patent: 2004/0015683 (2004-01-01), Emma et al.
patent: 2006/0149904 (2006-07-01), Mowry
patent: 2007/0180008 (2007-08-01), Klein et al.
patent: 2007/0203943 (2007-08-01), Adlung et al.
patent: 0 730 226 (1996-09-01), None
patent: 1 674 987 (2006-06-01), None
patent: 1734440 (2006-12-01), None
z/Architecture Principles of Operation, International Business Machines Corporation, SA22-7832-05, 6th Edition, Apr. 2007.
PDP11 Handbook, Digital Equipment Corporation, 1969.
“Algorithm to Share Physical Processors to Maximize Processor Cache Usage and Topologies”, IBM, filed Jan. 11, 2008.
European Patent Office PCT from the International Searching Authority, International Application No. PCT/EP2009/050250, International filing date Jan. 12, 2009, Applicant's file reference POU080010, Date of Mailing Sep. 21, 2009, 10 pages.
Farrell Mark S.
Gainey, Jr. Charles W.
Kubala Jeffrey P.
Schmidt Donald W.
Campbell John E.
International Business Machines - Corporation
Treat William M
LandOfFree
Computer configuration virtual topology discovery and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer configuration virtual topology discovery and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer configuration virtual topology discovery and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4207098