Computer chip set for computer mother board referencing...

Details Computer chip set for computer mother board referencing... Computer chip set for computer mother board referencing...

1998-06-19

2001-03-13

Heckler, Thomas M. (Department: 2182)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Multiple or variable intervals or frequencies

Reexamination Certificate

active

06202167

ABSTRACT:

CROSS-REFERENCE TO RELATED APPLICATION
This application claims the priority benefit of Taiwan application serial no. 87100972, filed Jan. 23, 1998, the full disclosure of which is incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to chip sets for use on computer mother boards, and more particularly, to a computer chip set which is specifically devised for use on a computer mother board with various clock rates, so as to allow the computer mother board to utilize various clock rates to drive various data processing devices, such as a CPU and a memory unit, with high performance.
2. Description of Related Art
The central processing unit (CPU) is the heart of a personal computer. As a general rule, the performance of a CPU is largely dependent on the rate of the clock signal used to drive the CPU. In the old days, the clock rate for a CPU was only several megahertz, however, with advances in the semiconductor technology, the clock rate for a CPU nowadays has advanced to several hundred of megahertz. An old CPU with a low clock rate on a computer mother board can be upgraded to a new one with a higher clock rate simply by replacing the old CPU with the new one. However, one problem arises in that the associated devices working in conjunction with the CPU, such as DRAM (dynamic random access memory), may not be able to catch up with the faster speed provided by the new CPU. Therefore, the chip set for the computer mother board needs to be able to provide various clock rates that can be selected for use by the CPU. For instance, on a high-end computer mother board, either 100 MHz, 83 MHz or 66 MHz can be selected as the clock rate for the CPU. Either 100 MHz, 83 MHz, 66 MHz or 50 MHz can be selected as the clock rate for the DRAM. Either 66 MHz or 33 MHz can be selected as the clock rate for the PCI (Peripheral Component Interconnect) controller. Finally, either 133 MHz or 66 MHz can be selected as the clock rate for the AGP (Accelerated Graphics Port) controller.
When these devices are set to different clock rates, the transfer of data and signals among these devices can be a problem that can even cause the computer system to come to a dead halt. Therefore, a suitable interface means needs to be provided among these devices to handle the different clock rates.
A conventional solution to the foregoing problem is to let the CPU and the DRAM, regardless of the ratio between their clock rates, carry out one action at the appearance of each pulse until the action of the current pulse is completed. This causes a waiting state in the processing of the data and thus considerably degrades the performance.
Another conventional solution is to drive the CPU and the DRAM at the same clock rate. However, DRAMs that can be driven by as high a clock rate as the high-end CPUs are usually much more expensive to purchase. Since new CPUs are typically provided with cache memories, the use of a low-speed DRAM does not considerably affect the overall system performance. Hoverer, the use of a low-speed DRAM in conjunction with a high-speed CPU causes the computer system to be extremely unstable in operation. A system crash or dead halt can therefore occur.
Moreover, since electromagnetic radiation from electric appliances can be hazardous to health, a personal computer must pass the EMI (electromagnetic interference) test before it can be put on the market. The electromagnetic radiation emanating from a high-speed CPU is even higher in frequency and can cause an increased level of interference. To reduce the EMI effect, several solutions have been proposed, such as lowering the clock rate for the CPU and shortening the signal transmission path between the CPU and the DRAM. For high-speed CPUs, signal transmission paths can easily be shortened to reduce the EMI effect; however, for DRAMs, signal transmission paths can hardly be shortened since DRAMs are typically provided in modules that are mounted in dedicated slots on the mother board. Therefore, if the DRAM shares the same high clock rate for the CPU, the EMI problem will be quite serious.
In summary, conventional computer mother boards with various clock rates have the following drawbacks.
(1) First, the conventional method of letting the CPU and the DRAM carry out one action at the appearance of each pulse until the action of the current pulse is completed cause the computer to be very low in performance since a waiting state is required and wastes time.
(2) Second, since all sequence control situations need to be well considered in the design, a very broad boundary condition would cause the circuit to be highly complex in structure, difficult to debug, large in layout space and less cost-effective to manufacture.
(3) Third, if the DRAM shares the same high clock rate of the CPU, the EMI effect will be quite serious since the signal transmission paths for the DRAM can not be further shortened.
SUMMARY OF THE INVENTION
It is therefore an objective of the present invention to provide a computer chip set for use on a computer mother board with at least two clock rates for the purpose of converting one signal referencing the first clock rate to another signal referencing the second lock rate.
It is another objective of the present invention to provide a computer chip set for use on a computer mother board which allows the processing of data and signals referencing various clock rates to be highly efficient in operation and without a waiting state.
It is still another objective of the present invention to provide a computer chip set for use on a computer mother board which allows a memory unit to use a low clock rate other than the high clock rate used by the CPU so that cost for the memory unit can be reduced and the EMI effect from the memory unit can also be lessened,
In accordance with the foregoing and other objectives of the present invention, a computer chip set for a computer mother board referencing various clock rates is provided. The computer chip set of the invention is specifically devised for use on a computer mother board with at least two clock rates including a first clock rate and a second clock rate for the purpose of converting an input signal referencing either of the first and second clock rates to an output signal referencing the other clock rate. The ratio of the first clock rate to the second clock rate is m:n where m and n are minimum positive integers and m>n. The first and second clock rates are in virtual synchronism in which the gap between the start time of the (i)th period of the first clock rate and the start time of the (i)th period of the second clock rate is less than a fixed time, wherein i and j are positive integer numbers.
The computer chip set of the invention comprises a phase signal generator capable of generating a set of m phase signals which are switched to an enable state in an alternating manner each exactly during one period of the first clock rate.
The computer mother board further includes a first subsystem referencing the first clock rate, a second subsystem referencing the second clock rate and a third subsystem referencing a third clock rate. The third clock rate is either the first clock rate or the second clock rate.
The computer chip set of the invention further comprises a logic circuit, which is coupled to receive the first clock rate, the second clock rate, the m phase signals and the input signal referencing either the first or second clock rates for the purpose of generating an output signal referencing the other clock rate.
The multiplexer means used in the computer chip set of the invention has an output which is selectively multiplexed between the first clock rate and the second clock rate to serve as a third clock signal.
Further, the computer mother board includes a first subsystem referencing the first clock rate; a second subsystem referencing the second clock rate; and a third subsystem referencing a third clock rate which is either the first clock rate or the second clock rate.


REFERENCES:
patent: 5133064 (1992-07-01),

Affiliated with

Also associated with

Rating

Computer chip set for computer mother board referencing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer chip set for computer mother board referencing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer chip set for computer mother board referencing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2503891