Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-03-07
1998-07-14
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711133, G06F 1200
Patent
active
057819246
ABSTRACT:
When cache misses occur simultaneously on two or more ports of a multi-port cache, different replacement sets are selected for different ports. The replacements are performed simultaneously through different write ports. In some embodiments, every set has its own write ports. The tag memory of every set has its own write port. In addition, the tag memory of every set has several read ports, one read port for every port of the cache. For every cache entry, a tree data structure is provided to implement a tree replacement policy (for example, a tree LRU replacement policy). If only one cache miss occurred, the search for the replacement set is started from the root of the tree. If multiple cache misses occurred simultaneously, the search starts at a tree level that has at least as many nodes as the number of cache misses. For each cache miss, a separate node is selected at that tree level, and the search for the respective replacement set starts at the selected node.
REFERENCES:
patent: 4458310 (1984-07-01), Chang
patent: 5228135 (1993-07-01), Ikumi
patent: 5247634 (1993-09-01), Cline et al.
patent: 5247649 (1993-09-01), Bandoh
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5325511 (1994-06-01), Collins et al.
patent: 5353425 (1994-10-01), Malamy et al.
patent: 5355478 (1994-10-01), Brady et al.
patent: 5390318 (1995-02-01), Ramakrishnan et al.
patent: 5442770 (1995-08-01), Barratt
patent: 5465344 (1995-11-01), Hirai et al.
patent: 5530884 (1996-06-01), Sprague et al.
patent: 5594886 (1997-01-01), Smith et al.
patent: 5669001 (1997-09-01), Moreno
patent: 5687319 (1997-11-01), Cook et al.
patent: 5696936 (1997-12-01), Church et al.
Catanzaro, B., "Multiprocessor System Architectures" (Sun Microsystems, Inc., SunSoft Press, 1994), p. 96.
Bacon, David F., "Cache Advantage", Byte, Aug. 1994, pp. 79, 81-82, 84, 86.
Smith, Alan Jay, "Cache Memories", ACM Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530.
Konopleff Oleg Alexandrovich
Laptev Michael Victorovich
Vechtomov Andrey Alexe'evich
Zaitzeva Zinaida Nikolaevna
Lee Felix B.
Shenker Michael
Sun Microsystems Inc.
Swann Tod R.
LandOfFree
Computer caching methods and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer caching methods and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer caching methods and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1894373