Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-04-04
2006-04-04
Thompson, A. M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07024648
ABSTRACT:
A computer-aided method for parallel calculation of the operating point of electrical circuits has the circuit partitioned into a number of partitions in a first step, in which the charging method is used for the parallel calculation of the individual partitions.
REFERENCES:
patent: 5181179 (1993-01-01), Fang et al.
patent: 5467291 (1995-11-01), Fan et al.
patent: 5930153 (1999-07-01), Melville et al.
patent: 6490546 (2002-12-01), Kimmel et al.
patent: 6530065 (2003-03-01), McDonald et al.
patent: 6539346 (2003-03-01), Chinosi et al.
patent: WO 98/24039 (1998-06-01), None
H. Warmers et al., Switch-Level Timing Models in the MOS Simulator BRASIL, Proceedings of the European Design Automatio Conference, pp. 568-572, Mar. 1990.
U. Bretthauer et al., BRASIL: The Braunschweig Mixed-Mode-Simulator for Integrated Circuits, Proceedings of the Conference with EURO-VHDL '96 and Exhibition on European Design Automation, pp. 10-14, Sep. 1996.
G. Droge et al., EASY—A System for Computer-Aided Examination of Analog Circuits, Proceedings of Design, Automation and Test in Europe, pp. 644-648, Feb. 1998.
N. Frohlich et al., A New Approach for Parallel Simulation of VLSI Circuits on a Transistor Level, IEEE Transactions on Circuits and Systems, pp. 601-613, Jun. 1998.
L. Trajkovic et al., HomSpice: Simulator with Homotopy Algorithms for Finding DC and Steady-State Solutions of NonLinear Circuits, Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, pp. 227-231, Jun. 1998.
N. Talwalkar et al., A Power BJT Model for Circuit Simulation, 24th Annual IEEE Power Electronics Specialists Conference, pp. 50-55, Jun. 1996.
C. Ma et al., A Physically-based Lumped-Charge SCR Model, 24th Annual IEEE Power Electronics Specialists Conference, pp. 53-59, Jun. 1993.
C. Ma et al., A Systematic Approach to Modeling of Power Semiconductor Devices Based on Charges Control Principles, 25thAnnual IEEE Power Electronics Specialists Conference, pp. 31-37, Jun. 1994.
U Wever et al., Parallel Transient Analysis for Circuit Simulation, Proceedings of the Twenty-Ninth Hawaii International Conference on System Sciences, pp. 442-447, Jan. 1996.
H. Warmers et al., Switch-Level Timing Models in the MOS Simulator BRASIL, Proceedings of the European Design Automation Conference, pp. 568-572, Mar. 1990.
F. Iannuzzo et al., Physical CAD Model for High-Voltage IGBTs Based on Lumped-Charge Approach, IEEE Transactions on Power Electronics, pp. 885-893, Jul. 2004.
Fröhlich et al., “A New Approach for Parallel Simulation of VLSI Circuits on a Transistor Level” (IEEE Transaction on Circuits and Systems—I: Fundamental Theory and Applications, vol. 45, No. 6, Jun. 1998, pp. 601-613.
Wever et al., “Parallel Transient Analysis for Circuits Simulation”, Proceedings of the 29th Annual Hawaii International Conference on System Sciences, pp. 442-447, 1996.
Spiro, “Simulation Integrierter Schaltungen”, 2 Auflage, R. Oldenbourg Verlag Munich, Wien 1990.
Wever, et al., “Domain Decomposition Methods for Circuit Simulation”, Proceedings of the 8th Workshop on Parallel and Distributed Simulation, PADS '94 Edinburgh, Scotland, UK, pp. 183-186, Jul. 1994.
Yilmaz E et al.: “Applying Globally Convergent Techniques to Conventional DC Operating Point Analyses”, Proceedings 32nd Annual Simulation Symposium, San Diego, CA, USA, Apr. 11-15, 1999, pp. 153-158, XP002173258, 1999, Los Alamitos, CA, USA, IEEE Comput. Soc, USA ISBN: 0-7695-0128-1, Paragraphs ′ 02.2!, ″03.2!, Figures 1 and 6.
Spiro, “Simulation Integrierter Schaltungen”, 2 Auflage, R. Oldenbourg Verlag Munich, Wien 1990, Section 3.7.3.
Siemens Aktiengesellschaft
Thompson A. M.
LandOfFree
Computer-assisted method for the parallel calculation of the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computer-assisted method for the parallel calculation of the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer-assisted method for the parallel calculation of the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3554454