Computer architecture with automatic disabling of hardware/softw

Details Computer architecture with automatic disabling of hardware/softw Computer architecture with automatic disabling of hardware/softw

1997-08-29

2000-09-26

Palys, Joseph E.

Electrical computers and digital processing systems: support

Multiple computer communication using cryptography

Protection at a particular protocol layer

709223, 380 25, G06F 1214

Patent

active

061254460

ABSTRACT:
A method and system for enabling/disabling automatic encryption engines/algorithms using the Global Positioning System for country/locale verification and compliance with federal encryption export statutes.

REFERENCES:
patent: 5519403 (1996-05-01), Bickley et al.
patent: 5635940 (1997-06-01), Hickman et al.
patent: 5757916 (1998-05-01), MacDoran et al.
patent: 5798732 (1998-08-01), Eshenbach
patent: 5808564 (1998-09-01), Simms et al.
patent: 5809234 (1998-09-01), Le Van Suu
patent: 5810680 (1998-09-01), Lobb et al.
patent: 5835599 (1998-11-01), Buer
patent: 5838277 (1998-11-01), Loomis et al.
patent: 5848373 (1998-12-01), Delorme et al.
patent: 5884214 (1999-03-01), Krasner
patent: 5930804 (1999-07-01), Yu et al.
patent: 5955973 (1999-09-01), Anderson
patent: 5961590 (1999-10-01), Mendez et al.
patent: 5968131 (1999-10-01), Mendez et al.
patent: 5969668 (1999-10-01), Young, Jr.

Affiliated with

Also associated with

Rating

Computer architecture with automatic disabling of hardware/softw does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer architecture with automatic disabling of hardware/softw, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer architecture with automatic disabling of hardware/softw will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2109270