Computer architecture providing transactional, lock-free...

Details Computer architecture providing transactional, lock-free... Computer architecture providing transactional, lock-free...

2008-03-04

2008-03-04

Bragdon, Reginald (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

C711S152000, C711S150000, C711S158000, C711S141000

Reexamination Certificate

active

10775448

ABSTRACT:
Hardware resolution of data conflicts in critical sections of programs executed in shared memory computer architectures are resolved using a hardware-based ordering system and without acquisition of the lock variable.

REFERENCES:
patent: 4318182 (1982-03-01), Bachman et al.
patent: 4320451 (1982-03-01), Bachman et al.
patent: 5136691 (1992-08-01), Baror
patent: 5185878 (1993-02-01), Baror et al.
patent: 6006299 (1999-12-01), Wang et al.
patent: 6014728 (2000-01-01), Baror
patent: 6360220 (2002-03-01), Forin
patent: 6460124 (2002-10-01), Kagi et al.
patent: 6651146 (2003-11-01), Srinivas et al.
patent: 6938130 (2005-08-01), Jacobson et al.
patent: 2003/0221071 (2003-11-01), McKenney et al.
patent: 2004/0162948 (2004-08-01), Tremblay et al.
patent: 2004/0162951 (2004-08-01), Jacobson et al.
Ravi Rajwar, Speculation-based Techniques for Transactional Lock-free Execuation of Lock-based Programs[online], Sep. 2002. [retrieved on Feb. 27, 2006]. Retrieved from the Internet: <URL:www.cs.wisc.edu/arch/uwarch/theses/rajwar.pdf>.
Ravi Rajwawr and James R. Goodman, Speculative Lock Elision: Enabling Highly Concurrent Multithread Execuation, 34thInternational Symposium [online], Dec. 3-5, 2001[retrieved on Feb. 27, 2006]. Retrieved from the Internet:<URL:www.cs.wisc.edu/˜rajwar/papers/micro01.pdf>.
Jason Liu, David M. Nicol, and King Tan, Lock-free Scheduling of Logical Processes in Parallel Simulation, May 12-18, 2001, IEEE.
James H. Anderson and Srikhanth Ramamurthy, A Framework for Implementing Objects and Scheduling Tasks in Lock-Free Real-Time Systems, Dec. 4-6, 1996, IEEE.
Ravi Rajwar, Speculation-based Techniques for Transactional Lock-free Execuation of Lock-based Programs[online], Sep. 2002. [retrieved on Feb. 27, 2006]. Retrieved from the Internet: <URL:www.cs.wisc.edu/arch/uwarch/theses/rajwar.pdf>.
Henry Massalin and Calton Pu, A Lock-free Multiprocessor OS Kernel Jun. 19, 2991, Columbia University, pp. 4-5, and 8.
James R. Goodman, et al., Efficient Synchronization Primitives For Large-Scale Cache-Coherent Multiprocessors, 1989 ACM 0-89791-300-0/89/0004/0064, Computer Sciences Department, University of Wisconsin-Madison, Madison, Wisconsin.

Affiliated with

Also associated with

Rating

Computer architecture providing transactional, lock-free... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer architecture providing transactional, lock-free..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer architecture providing transactional, lock-free... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3930712