Computer architecture incorporating processor clusters and hiera

Details Computer architecture incorporating processor clusters and hiera Computer architecture incorporating processor clusters and hiera

1996-08-15

1998-05-12

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711141, 711130, 711131, 711122, G06F 1208

Patent

active

057522642

ABSTRACT:
A hierarchical cache architecture that reduces traffic on a main memory bus while overcoming the disadvantages of prior systems. The architecture includes a plurality of level one caches that are of the store through type, each level one cache is associated with a processor and may be incorporated into the processor. Subsets (or "clusters") of processors, along with their associated level one caches, are formed and a level two cache is provided for each cluster. Each processor-level one cache pair within a cluster is coupled to the cluster's level two cache through a dedicated bus. By configuring the processors and caches in this manner, not only is the speed advantage normally associated with the use of cache memory realized, but the number of memory bus accesses is reduced without the disadvantages associated with the use of store in type caches at level one and without the disadvantages associated with the use of a shared cache bus.

REFERENCES:
patent: 4317168 (1982-02-01), Messina et al.
patent: 4345309 (1982-08-01), Arulpragasam et al.
patent: 4695943 (1987-09-01), Keeley et al.
patent: 4755930 (1988-07-01), Wilson, Jr. et al.
patent: 4775955 (1988-10-01), Liu
patent: 4972338 (1990-11-01), Crawford et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5197130 (1993-03-01), Chen et al.
patent: 5208914 (1993-05-01), Wilson et al.
patent: 5222229 (1993-06-01), Fukuda et al.
patent: 5241641 (1993-08-01), Iwasa et al.
patent: 5247649 (1993-09-01), Bandoh
patent: 5265232 (1993-11-01), Gannon et al.
patent: 5274790 (1993-12-01), Suzuki
patent: 5335325 (1994-08-01), Frank et al.
Handy, "The Cache Memory Book", 1993, pp. 73-75, 77-82.

Affiliated with

Also associated with

Rating

Computer architecture incorporating processor clusters and hiera does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer architecture incorporating processor clusters and hiera, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer architecture incorporating processor clusters and hiera will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-996770