Computer aided method of circuit extraction

Details Computer aided method of circuit extraction Computer aided method of circuit extraction

2005-06-14

2005-06-14

Thompson, A. M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

06907583

ABSTRACT:
A method and apparatus for extracting circuit design information from a pre-existing semiconductor integrated circuit (IC) or at least a portion thereof is described. It includes imaging at least a portion of two or more physical layers of the pre-existing IC to obtain stored electronic images of the physical IC layers, converting the stored electronic images of the physical IC layers to a vector format data, horizontally and vertically aligning the vector format data of the electronic stored images of the physical IC layers, and providing a multi-layer display of the aligned vector format data. A net-list or schematic is generated from the multi-layer display of the vector format data. The net-list and/or schematic may be generated as a number of individual pages by providing a template of circuit elements and placing a circuit element over a portion of the display corresponding to the circuit element. The template of circuit elements may include transistors, logic gates or complex circuit blocks. The vector format data may be altered to correct errors in the images or manipulated to correct the alignment of the images. In addition, the schematic may be traced to the image of the physical IC layer.

REFERENCES:
patent: 4791586 (1988-12-01), Maeda et al.
patent: 4835704 (1989-05-01), Eichelberger et al.
patent: 5086477 (1992-02-01), Yu et al.
patent: 5191213 (1993-03-01), Ahmed et al.
patent: 5210699 (1993-05-01), Harrington
patent: 5384710 (1995-01-01), Lam et al.
patent: 5490095 (1996-02-01), Shimada et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5629858 (1997-05-01), Kundu et al.
patent: 5999726 (1999-12-01), Ho
patent: 6236746 (2001-05-01), Chamberlain et al.
patent: 6499129 (2002-12-01), Srinivasan et al.
Li et al.,Layout Extraction and Verification Methodology for CMOS I/O Circuits, Design Automation Conference, Proceedings, Jun. 15-19, 1998, pp. 291-296.
U.S. Appl. No. 09/920,843, filed Aug. 3, 2001, Ioudovski.
U.S. Appl. No. 09/920,734, filed Aug. 3, 2001, Gont et al.
Boehner,Logex—An Automatic Logic Extractor from Transistor to Gate Level for CMOS Technology, 25thADM/IEEE Design Automation Conference, 1988 IEEE, Paper 34.2, pp. 517-522.
Dukes et al.,A Generalized Extraction System for VLSI, ASIC Conference and Exhibit, Proceedings, Fourth Annual IEEE International, Sep. 23-27, 1991, pp. P4-8.1-P4-8.4.
Hüber et al.,Efficient Partitioning and Analysis of Digital CMOS-Circuits, 1992 IEEE, pp. 280-283.
“Schematic Design Tools—User's Guide,” 1992, OrCAD, pp. 82-93.
“Schematic Design Tools—Reference Guide,” 1992, OrCAD, pp. 304-315.
“PC Board Layout Tool 386+ User's Guide,” 1992, OrCAD, pp. 18-31.

Affiliated with

Also associated with

Rating

Computer aided method of circuit extraction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer aided method of circuit extraction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer aided method of circuit extraction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3498930