Computer-aided-design tools for reducing power consumption...

Details Computer-aided-design tools for reducing power consumption... Computer-aided-design tools for reducing power consumption...

2006-09-13

2009-06-30

Kik, Phallaka (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07555741

ABSTRACT:
Methods and apparatus for designing and producing programmable logic devices are provided. A logic design system may be used to analyze various implementations of a desired logic design for a programmable logic device integrated circuit. The logic design system may be used to produce configuration data for the programmable logic device in accordance with an implementation that minimizes power consumption by the programmable logic device. The programmable logic device contains logic blocks that are used to implement the desired logic design and logic blocks that are unused. Dynamic power consumption can be minimized by identifying which configuration data settings reduce the amount of signal toggling in the unused logic blocks and routing, and by minimizing the capacitance of resources that do toggle. Clock tree power consumption can be reduced by evaluating multiple potential logic design implementations using a strictly concave cost function.

REFERENCES:
patent: 5677522 (1997-10-01), Rice et al.
patent: 5748490 (1998-05-01), Viot et al.
patent: 6038386 (2000-03-01), Jain
patent: 6275969 (2001-08-01), Lakshminarayana et al.
patent: 6308313 (2001-10-01), Lakshminarayana et al.
patent: 6324679 (2001-11-01), Raghunathan et al.
patent: 6345379 (2002-02-01), Khouja et al.
patent: 6397170 (2002-05-01), Dean et al.
patent: 6611945 (2003-08-01), Narasimhan et al.
patent: 6622287 (2003-09-01), Henkel
patent: 6975137 (2005-12-01), Schadt et al.
patent: 7260808 (2007-08-01), Pasqualini
patent: 7266797 (2007-09-01), Bakir et al.
patent: 7366997 (2008-04-01), Rahmat et al.
patent: 7475366 (2009-01-01), Kuemerle et al.
patent: 7490302 (2009-02-01), Rahman et al.
patent: 2005/0039155 (2005-02-01), New
patent: 2005/0257178 (2005-11-01), Daems et al.
patent: 2005/0280438 (2005-12-01), Park
patent: 2006/0064669 (2006-03-01), Ogilvie et al.
patent: 2006/0123376 (2006-06-01), Vogel et al.
patent: 2006/0225020 (2006-10-01), Chandrakasan et al.
patent: 2006/0225021 (2006-10-01), Padalia et al.
patent: 2006/0265681 (2006-11-01), Bakir et al.
patent: 2007/0234266 (2007-10-01), Chen et al.
patent: 2007/0245281 (2007-10-01), Riepe et al.
patent: 2007/0271545 (2007-11-01), Eng
Cheng et al., “Device and Architecture Co-Optimization for FPGA Power Reduction”, 2005 Proceedings of 42nd Design Automation Conference, Jun. 13-17, 2005, pp. 915-920.
Coudert, “Gate Sizing for Constrained Delay/Power/Area Optimization”, IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 5, No. 4, Dec. 1997, pp. 465-472.
Li et al., “Vdd Programmability to Reduce FPGA Interconnect Power”, IEEE/ACM International Conference on Computer-Aided Design, Nov. 7-11, 2004, pp. 760-765.
Lin et al., “Routing Track Duplication with Fine-Grained Power-Grating for FPGA Interconnect Power Reduction”, 2005 Proceedings of Asia and South Pacific Design Automation Conference, vol. 1, Jan. 18-21, 2005, pp. 645-650.
Julien Lamoureux et al. “On the Interaction Between Power-Aware FPGA CAD Algorithms”. IC CAD 2003, pp. 701-708.
Julien Lamoureux et al. “FPGA Clock Network Architecture: Flexibility vs. Area and Power”, ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), pp. 101-108, 2006.
Neto et al. U.S. Appl. No. 11/414,933, filed May 1, 2006.
Neto et al. U.S. Appl. No. 11/414,803, filed May 1, 2006.
Neto et al. U.S. Appl. No. 11/414,855, filed May 1, 2006.

Affiliated with

Also associated with

Rating

Computer-aided-design tools for reducing power consumption... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer-aided-design tools for reducing power consumption..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer-aided-design tools for reducing power consumption... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4109532