Computer aided design system and method using hierarchical and f

Details Computer aided design system and method using hierarchical and f Computer aided design system and method using hierarchical and f

1996-11-06

2000-09-05

Lintz, Paul R.

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

716 2, G06F 1560

Patent

active

061136476

ABSTRACT:
A set of flat net descriptors are added to a hierarchical representation of a specified circuit design so as to provide a hierarchical view and a flat net view of the circuit design. The hierarchical representation includes a set of cell descriptors representing hierarchical cells in the specified circuit design, and a set of net descriptors representing portions of interconnections located within each hierarchical cell. Each net descriptor has associated therewith a list of endpoint descriptors representing endpoints of a corresponding one of the interconnections located within a respective hierarchical cell. The procedure for generating flat nets generates a flat net descriptor for each interconnection in the specified circuit. Each flat net descriptor has associated therewith a list of endpoint descriptors representing all endpoints of the interconnection. Each of the endpoint descriptor associated with a flat net descriptor represents an interconnection endpoint in a flat, top level circuit representation of the specified circuit design. A flat net pointer is added to each net descriptor in the hierarchical representation of the specified circuit design. The flat net pointer points to an associated one of the flat net descriptors. As a result, a flat net representation of any interconnection in the specified circuit design is accessible through the flat net pointer in each of the net descriptors representing the interconnection.

REFERENCES:
patent: 5249133 (1993-09-01), Batra
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5610832 (1997-03-01), Wikle et al.

Affiliated with

Also associated with

Rating

Computer aided design system and method using hierarchical and f does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer aided design system and method using hierarchical and f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer aided design system and method using hierarchical and f will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2207622