Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1998-05-13
2000-10-31
Tokar, Michael
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 41, 326 47, H03K 19177, H03K 19173
Patent
active
061408395
ABSTRACT:
A computational field programable architecture targeted for compute intensive applications. The architecture is hierarchical and includes, for implementation of data path circuits, clusters of programable logic blocks that are designed to provide area-efficient realization of common arithmetic structures such as adders, subtracters and multipliers. The architecture includes a LUTb cluster for implementing the control part of a circuit. The programable logic blocks each include a stack of programable bit-slice logic elements each having 2 data inputs and a single data output, and a 1-bit full adder circuit. The bit slice logic elements allow bit-wise logic operations to be carried out and the programable logic blocks also include comparator logic to enable comparison operations to be performed. The bit slice logic elements each include a DFF at their output, and the DFFs in a programable logic blocks can be combined to form a register. The inputs of each of the programable logic blocks are connected to cluster level tracks through a partially populated crossbar.
REFERENCES:
patent: 5338983 (1994-08-01), Agarwala
patent: 5570039 (1996-10-01), Oswald et al.
patent: 5818254 (1998-10-01), Agrawal et al.
patent: 5926036 (1999-07-01), Cliff et al.
patent: 5966027 (1999-10-01), Kapusta et al.
Carl Ebeling, Darren C. Cronquist and Paul Franklin, "RaPiD--Reconfigurable Pipelined Datapath", FPL '96: The 6th International Workshop on Field Programmable Logic and Applications, pp. 126-135.Springer--Verlag, 1996.
Don Cherepacha and David Lewis, "DP-FPGA: An FPGA Architecture Optimized for Datapaths", pp. 1 to 25, (Published in VLSI & Designs 1996 vol. 4, pp. 329-343).
Brown Steven D.
Kaviani Alireza S.
Cho James P.
Greer David
Tokar Michael
LandOfFree
Computational field programmable architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Computational field programmable architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computational field programmable architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2056403