Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – With stress relief
Patent
1999-04-23
2000-10-31
Williams, Alexander O.
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
With stress relief
257673, 257676, 257666, 257700, 257674, 257783, H01L 2348, H01L 2328, H01L 2944
Patent
active
061406953
ABSTRACT:
An LOC die assembly includes a die dielectrically adhered to the underside of a lead frame. The active surface of the die underlying the attached lead frame is coated with a polymeric material such as polyimide. The underside of the lead frame overlying the die is coated with a layer of soft material, such as silver, which has a lower hardness than the coating on the active surface for absorbing point stresses. Penetration of stacked filler particles into the soft material reduces point stresses on the active die surface and disadhesion stresses on the lead frame components.
REFERENCES:
patent: 3750277 (1973-08-01), Happ
patent: 4209355 (1980-06-01), Burns
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4942454 (1990-07-01), Mori et al.
patent: 4984059 (1991-01-01), Kubota et al.
patent: 5016084 (1991-05-01), Nakao
patent: 5068712 (1991-11-01), Murakami et al.
patent: 5126820 (1992-06-01), Brown
patent: 5184208 (1993-02-01), Sakuta et al.
patent: 5227661 (1993-07-01), Heinen
patent: 5231303 (1993-07-01), Kasahara et al.
patent: 5233220 (1993-08-01), Lamson et al.
patent: 5250841 (1993-10-01), Sloan et al.
patent: 5252853 (1993-10-01), Michii
patent: 5260234 (1993-11-01), Long
patent: 5266834 (1993-11-01), Nishi et al.
patent: 5286679 (1994-02-01), Farnworth et al.
patent: 5304842 (1994-04-01), Farnworth et al.
patent: 5357139 (1994-10-01), Yaguchi et al.
patent: 5381037 (1995-01-01), Olivarez
patent: 5384487 (1995-01-01), Rostoker et al.
patent: 5418189 (1995-05-01), Heinen
patent: 5436410 (1995-07-01), Jain et al.
patent: 5461255 (1995-10-01), Chan et al.
patent: 5466888 (1995-11-01), Beng et al.
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5521432 (1996-05-01), Tsuji et al.
patent: 5531860 (1996-07-01), Li
patent: 5545921 (1996-08-01), Conru et al.
patent: 5561320 (1996-10-01), Abbott et al.
patent: 5576246 (1996-11-01), Conru et al.
patent: 5608260 (1997-03-01), Carper et al.
patent: 5616953 (1997-04-01), King et al.
patent: 5619065 (1997-04-01), Kim
patent: 5684328 (1997-11-01), Jin et al.
patent: 5760468 (1998-06-01), King et al.
patent: 5789804 (1998-08-01), Matsuoka et al.
patent: 5886399 (1999-03-01), Ohsawa et al.
Loius T. Manzione; "AT&T Plastic Packaging of Microelectronic Devices"; 1990; pp. 156-347.
Caroline A. Kovac et al.; "Plastic Package Fabrication"; Electronic Materials Handbook, vol. 1 Packaging; 1989; pp. 470-482.
Micro)n Technology, Inc.
Williams Alexander O.
LandOfFree
Compression layer on the leadframe to reduce stress defects does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compression layer on the leadframe to reduce stress defects, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compression layer on the leadframe to reduce stress defects will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2055176