Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2007-11-27
2007-11-27
Bragdon, Reginald (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S171000, C710S068000
Reexamination Certificate
active
10869985
ABSTRACT:
An embedded systems architecture is disclosed which can flexibly handle compression of both instruction code and data.
REFERENCES:
patent: 5057837 (1991-10-01), Colwell et al.
patent: 5386469 (1995-01-01), Yearsley et al.
patent: 5455576 (1995-10-01), Clark, II et al.
patent: 5761536 (1998-06-01), Franaszek
patent: 5764994 (1998-06-01), Craft
patent: 5812817 (1998-09-01), Hovis et al.
patent: 5825878 (1998-10-01), Takahashi et al.
patent: 5920723 (1999-07-01), Peyton, Jr. et al.
patent: 5999189 (1999-12-01), Kajiya et al.
patent: 6145069 (2000-11-01), Dye
patent: 6173381 (2001-01-01), Dye
patent: 6175896 (2001-01-01), Bui
patent: 6195743 (2001-02-01), Elnozahy
patent: 6202152 (2001-03-01), Yuenyongsgool et al.
patent: 6208273 (2001-03-01), Dye et al.
patent: 6233674 (2001-05-01), Elnozahy
patent: 6240419 (2001-05-01), Franaszek
patent: 6442680 (2002-08-01), Elnozahy
patent: 6819271 (2004-11-01), Geiger et al.
patent: 6822589 (2004-11-01), Dye et al.
patent: 6879266 (2005-04-01), Dye et al.
patent: 2001/0054131 (2001-12-01), Alvarez et al.
patent: 2002/0091905 (2002-07-01), Geiger at al.
patent: 2005/0246506 (2005-11-01), Ukai
M. Kjelso et al., “Design & Performance of a Main Memory Hardware Data Compressor”, 22nd Euromicro Conference, IEEE Computer Society Press, Sep. 1996.
R.B. Tremaine et al., “IBM Memory Expansion Technology (MXT)”, IBM J. Res. & Dev., vol. 45, No. 2, Mar. 2001.
L. Benini et al., “Selective Instruction Compression for Memory Energy Reduction in Embedded Systems”, IEEE ISLPED—Aug. 1999.
H. Lekatsas et al., “Design of an One-Cycle Decompression Hardware for Performance Increase in Embedded Systems”, DAC Jun. 2002.
H. Lekatsas et al., “SAMC: A Code Compression Algorithm for Embedded Processors”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Dec. 1999.
S. Ravi et al., “Tamper Resistance Mechanisms for Secure Embedded Systems”, Proceedings of the 17th International Conference on VLSI Design, Jan. 2004.
L. Benini et al., “Minimizing Memory Access Energy in Embedded Systems by Selective Instruction Compression”, IEEE Transactions on Very Large Scale Integration, Oct. 2002.
H. Lekatsas et al., “Code Compression for Embedded Systems”, DAC Jun. 1998.
H. Lekatsas et al., “Code Compression as a Variable in Hardware/Software Co-Design”, C&C Technical Report No. 2000-C020-4-5110-2, Feb. 2000.
C. Shaw et al., “A Pipeline Architecture for Encompression (Encryption+Compression) Technology”, Proceedins of the 16th International Conference on VLSI Design, 2003.
G.E. Suh et al., “Efficient Memory Integrity Verification and Encryption for Secure Processors”, Proceedings of the 36th International Symposium on Microarchitecture, 2003.
N. Provos, “Encrypting Virtual Memory”, Proceedings of the 9th Usenix Security Symposium, Aug. 2000.
Chakradhar Srimat
Henkel Joerg
Jakkula Venkata
Lekatsas Haris
Bragdon Reginald
Dinh Ngoc
NEC Laboratories America, Inc.
LandOfFree
Compressed memory architecture for embedded systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compressed memory architecture for embedded systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compressed memory architecture for embedded systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3834768