Error detection/correction and fault detection/recovery – Pulse or data error handling – Replacement of memory spare location – portion – or segment
Reexamination Certificate
2008-03-25
2008-03-25
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Replacement of memory spare location, portion, or segment
C714S723000, C365S201000
Reexamination Certificate
active
10859284
ABSTRACT:
A hierarchical encoding format for coding repairs to devices within a computing system. A device, such as a cache memory, is logically partitioned into a plurality of sub-portions. Various portions of the sub-portions are identifiable as different levels of hierarchy of the device. A first sub-portion may corresponds to a particular cache, a second sub-portion may correspond to a particular way of the cache, and so on. The encoding format comprises a series of bits with a first portion corresponding to a first level of the hierarchy, and a second portion of the bits corresponds to a second level of the hierarchy. Each of the first and second portions of bits are preceded by a different valued bit which serves to identify the hierarchy to which the following bits correspond. A sequence of repairs are encoded as string of bits. The bit which follows a complete repair encoding indicates whether a repair to the currently identified cache is indicated or whether a new cache is targeted by the following repair. Therefore, certain repairs may be encoded without respecifying the entire hierarchy.
REFERENCES:
patent: 6469932 (2002-10-01), Roohparvar et al.
patent: 6560740 (2003-05-01), Zuraski, Jr. et al.
patent: 6574757 (2003-06-01), Park et al.
patent: 6691264 (2004-02-01), Huang
patent: 6711056 (2004-03-01), Abedifard et al.
patent: 6847565 (2005-01-01), Abedifard et al.
patent: 7200786 (2007-04-01), Cheng et al.
patent: 7237154 (2007-06-01), Zorian
patent: 1447813 (2004-08-01), None
“A processor-based built-in self-repair design for embedded memories” by Chin-Lung Su et al. Test Symposium. 2003. ATS 2003. 12th Asian Publication Date: Nov. 16-19, 2003 On pp. 366-371ISSN: 1081-7735 ISBN: 0-7695-1951-2 INSPEC Accession No. 7905609.
“Test and repair of large embedded DRAMs. I” by McConnell et al. This paper appears in: Test Conference, 2001. Proceedings. International Publication Date: 2001 On pp. 163-172 Meeting Date: Oct. 30, 2001-Nov. 1, 2001 ISBN: 0-7803-7169-0 INSPEC Accession No. 7231179.
“Test and repair of large embedded DRAMs. 2” by Nelson et al. This paper appears in: Test Conference, 2001. Proceedings. International Publication Date: 2001 On pp. 173-181 Meeting Date: Oct. 30, 2001-Nov. 1, 2001 ISBN: 0-7803-7169-0 INSPEC Accession No. 7211333.
“Built-In Self-Test and Repair for Embedded SRAMS”; Thesis of Ross Tulloch; Simon Fraser University; Aug. 2002; 53 pgs.
“On-Chip Repair and an ATE Independent Fusing Methodology”; Cowan, et al.; IBM, Essex Junction Vermont; Paper 7.3, pp. 178-186; ITC International Test Conference; 2002 IEEE.
“High-Performance Processor Design Guided by System Costs”; Kubicek, et al.; Hewlett-Packard Journal, Jun. 1997, Article 8; pp. 1-10.
White Scott A.
Zuraski, Jr. Gerald D.
Advanced Micro Devices , Inc.
Britt Cynthia
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Rankin Rory D.
LandOfFree
Compressed encoding for repair does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compressed encoding for repair, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compressed encoding for repair will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3910245