Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2006-06-23
2010-06-15
Purvis, Sue (Department: 2826)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C257SE21122
Reexamination Certificate
active
07736993
ABSTRACT:
The invention specifically relates to methods of fabricating a composite substrate by providing a first insulating layer on a support substrate at a thickness of e1and providing a second insulating layer on a source substrate at a thickness of e2, with each layer having an exposed face for bonding; providing plasma activation energy in an amount sufficient to activate a portion of the thickness of the face of the first insulating layer emp1and a portion of the thickness of the face of the second insulating layer emp1; providing a final insulating layer by molecular bonding the activated face of the first insulating layer with the activated face of the second insulating layer; and removing a back portion of the source substrate while retaining an active layer comprising a remaining portion of the source substrate bonded to the support substrate with the final insulating layer interposed therein to form the composite substrate. The thicknesses e1, e2of the first and second insulating layers are sufficient to provide the final insulating layer with a thickness of 50 nanometers or less, and the plasma activation energy and respective thicknesses e1, e2of the first and second insulating layers are selected such that only respective thicknesses emp1and emp2of the faces of the first insulating layer and the second insulating layer are activated.
REFERENCES:
patent: 4891684 (1990-01-01), Nishioka et al.
patent: 6028012 (2000-02-01), Wang
patent: 2002/0137265 (2002-09-01), Yamazaki et al.
patent: 2002/0146895 (2002-10-01), Ramdani et al.
patent: 2003/0219957 (2003-11-01), Kuwabara et al.
patent: 2004/0031979 (2004-02-01), Lochtefeld et al.
patent: 2004/0175901 (2004-09-01), Hadji et al.
patent: 2004/0187769 (2004-09-01), Aoki
patent: 2005/0112845 (2005-05-01), Ghyselen et al.
patent: 2005/0176186 (2005-08-01), Lee et al.
patent: 2005/0202658 (2005-09-01), Neyret
patent: 2005/0245049 (2005-11-01), Akatsu et al.
patent: 2005/0269671 (2005-12-01), Faure et al.
patent: 0975 011 (2000-01-01), None
patent: 1 087 041 (2001-03-01), None
patent: WO 03/103057 (2003-12-01), None
patent: WO 2005/014895 (2005-02-01), None
Schjolberg-Henriksen, K. et al., “Oxide Charges Induced by Plasma Activation For Wafer Bonding”, Sensors and Actuators, vol. A 102, pp. 99-105 (2002).
Green, et al., “Ultrathin (<4nm) SiO2and Si-O-N gate Dielectric Layers for Silicon Microelectronics: Understanding The Processing, Structure And Physical And Electrical Limits”, Journal of Applied Physics, vol. 90, No. 5, pp. 2001-2121 2086 (2001).
Sakaguchi, K., et al., “Eltran® by Splitting Porous Si Layers”, The ElectroChemical Society Inc. PV99-3, Silicon-on-insulator technology and devices, P.L. Hemment, pp. 116-121, (1996).
Maleville, C., et al., “Smart Cut™ Technology: From 300 nm Ultrathin SOI Production To Advanced Engineered Substrates”, Solid State Electronics, vol. 48, pp. 1055-1063 (2004).
Austrian Search Report corresponding to Singapore Appln. No. 200608374-5, (2008).
Allibert Frederic
Kerdiles Sébastien
Purvis Sue
Quinto Kevin
S.O.I.Tec Silicon on Insulator Technologies
Winston & Strawn LLP
LandOfFree
Composite substrate and method of fabricating the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Composite substrate and method of fabricating the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Composite substrate and method of fabricating the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4208223