Component with a dynamically reconfigurable architecture

Details Component with a dynamically reconfigurable architecture Component with a dynamically reconfigurable architecture

2004-09-30

2008-08-26

Tan, Vibol (Department: 2819)

Electrical computers and digital processing systems: processing

Processing control

Instruction modification based on condition

C712S015000, C326S038000, C326S039000

Reexamination Certificate

active

07418579

ABSTRACT:
The invention relates to a component with a large grain dynamically reconfigurable architecture for processing of data by processing units organized in rows and connected to each other through interconnections so as to enable processing in pipeline or parallel mode or in dependent rows mode. All data types may be processed and the component may process several applications at the same time. The choice of the grain, control at several levels with limited control interconnection resources and the data distribution circuit enable local or general reconfiguration of the component in one clock cycle.

REFERENCES:
patent: 5760607 (1998-06-01), Leeds et al.
patent: 5892962 (1999-04-01), Cloutier
patent: 5943242 (1999-08-01), Vorbach et al.
patent: 6127843 (2000-10-01), Agrawal et al.
patent: 6150839 (2000-11-01), New et al.
patent: 6157210 (2000-12-01), Zaveri et al.
Altera, “Flex 8000 Programmable Logic Device Family”, pp. 361-363 (Jun. 1999).
DeHon, Andre, “Reconfigurable Architectures for General-Purpose Computing”, Ph.D. Thesis, MIT (Abstract), 368 pages (Aug. 1996).
Fujii, Taro, et al., “A Dynamically Reconfigurable Logic Engine With a Multi-Context/Multi-Mode Unified-Cell Architecture”,IEEE International Solid-State Circuits Conference, pp. 364-365, p. 479 (Feb. 1999).
Goldstein, S. Copen, et al., “PipeRench: A Reconfigurable Architecture and Compiler”, inIEEE Computer, vol. 33, No. 4, pp. 70-77 (Apr. 2000).
John, L. K. et al., “A Dynamically Reconfigurable Interconnect For Array Processors”, ieee Transactions on Very Large Scale Integration (VLSI) Systems,IEEE. Inc., vol. 6, No. 1, pp. 150-157 Mar. 1998.
Levine, Benjamin A., et al., “PipeRench: Power and Performance Evaluation of a Programmable Pipelined Datapath”, Hot Chips 14, Palo Alto, CA (Aug. 2002).
Sassatelli, G., et al., “Highly Scalable Dynamically Reconfigurable Systolic Ring-Archticture for DSP Applications”,Proceedings Desing, Automation and Test in Europe(Mar. 2002).
Tau, Edward, et al., “A First Generation DPGA Implementation”, in proceedings of the Third Canadian Workshop on Field-Programmable Devices, pp. 138-143 (May 1995).
JTAG; Test Technology Standards Committee “IEEE Std. 1149.1 Standard Test Access Port and Boundry-Scan Architecture”, Institute of Electrical and Electronics Engineers (Oct. 1993).

Affiliated with

Also associated with

Rating

Component with a dynamically reconfigurable architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Component with a dynamically reconfigurable architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Component with a dynamically reconfigurable architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4020016