Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Patent
1997-04-24
2000-10-17
Saadat, Mahshid
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Flip chip
257786, 257787, 257789, H01L 2348, H01L 2352, H01L 2940
Patent
active
061336394
ABSTRACT:
A method and an apparatus for providing a planar and compliant interface between a semiconductor chip and its supporting substrate to accommodate for the thermal coefficient of expansion mismatch therebetween. The complaint interface is comprised of a plurality of compliant pads defining channels between adjacent pads. The pads are typically compressed between a flexible film chip carrier and the chip. A compliant filler is further disposed within the channels to form a uniform encapsulation layer having a controlled thickness.
REFERENCES:
patent: 4190855 (1980-02-01), Inoue
patent: 4300153 (1981-11-01), Hayakawa et al.
patent: 4381602 (1983-05-01), McIver
patent: 4396936 (1983-08-01), McIver et al.
patent: 4535350 (1985-08-01), Goodrich et al.
patent: 4642889 (1987-02-01), Grabbe
patent: 4955132 (1990-09-01), Ozawa
patent: 5001542 (1991-03-01), Tsukagoshi et al.
patent: 5110388 (1992-05-01), Komiyama et al.
patent: 5126813 (1992-06-01), Tsukahashi et al.
patent: 5136365 (1992-08-01), Pennisi et al.
patent: 5140404 (1992-08-01), Fogal et al.
patent: 5148265 (1992-09-01), Khandros
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5194930 (1993-03-01), Papthomas et al.
patent: 5203076 (1993-04-01), Banerji et al.
patent: 5225966 (1993-07-01), Basavanhally et al.
patent: 5249101 (1993-09-01), Frey et al.
patent: 5265329 (1993-11-01), Jones et al.
patent: 5316788 (1994-05-01), Dibble et al.
patent: 5349240 (1994-09-01), Narita et al.
patent: 5355283 (1994-10-01), Marrs et al.
patent: 5363277 (1994-11-01), Tanaka
patent: 5371404 (1994-12-01), Juskey et al.
patent: 5431571 (1995-07-01), Hanrahan et al.
patent: 5468995 (1995-11-01), Higgins, III
patent: 5477611 (1995-12-01), Sweis et al.
patent: 5483106 (1996-01-01), Echigo et al.
patent: 5563445 (1996-10-01), Iijima et al.
patent: 5656862 (1997-08-01), Papathomas et al.
patent: 5929517 (1999-07-01), DiStefano et al.
DiStefano Thomas H.
Kovac Zlata
Mitchell Craig
Smith John W.
Clark Jhihan B.
Saadat Mahshid
Tessera Inc.
LandOfFree
Compliant interface for semiconductor chip and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compliant interface for semiconductor chip and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compliant interface for semiconductor chip and method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-472067