Error detection/correction and fault detection/recovery – Pulse or data error handling – Transmission facility testing
Reexamination Certificate
2005-12-28
2009-10-27
Chung, Phung M (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Transmission facility testing
C714S715000
Reexamination Certificate
active
07610522
ABSTRACT:
A condition is detected to cause a component having physical layer circuitry with a transmitter and a receiver to enter a testing state. The transmitter transmits a pre-selected data pattern while comparing data received by the receiver to the pre-selected data pattern during a first phase of the testing state. The transmitter transmits data received by the receiver without comparing the data received by the receiver to the pre-selected data pattern during a second phase of the testing state.
REFERENCES:
patent: 7346819 (2008-03-01), Bansal et al.
patent: 7353443 (2008-04-01), Sharma
patent: 7444558 (2008-10-01), Mitbander et al.
patent: 7512087 (2009-03-01), Yoshikawa et al.
Dabral Sanjay
Frodsham Timothy
Navada Muraleedhara H.
Schoenborn Zale
Blakely , Sokoloff, Taylor & Zafman LLP
Chung Phung M
Intel Corporation
LandOfFree
Compliance of master-slave modes for low-level debug of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Compliance of master-slave modes for low-level debug of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Compliance of master-slave modes for low-level debug of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4143614