Excavating
Patent
1996-07-29
1998-07-28
Beausoliel, Jr., Robert W.
Excavating
371 2231, 371 2232, 324765, G01R 3128
Patent
active
057870985
ABSTRACT:
A system and method for evaluating solder ball connections to a flip-chip or the like integrated circuit device through an extension of boundary scan testing circuits and techniques. The existence, size, and connective efficacy of solder balls deposited on pads are indirectly verified through the inclusion of a boundary scan driver and receiver with each pad. The respective drivers and receivers are connected to the complementing sections of a segmented pad metallurgy. The formation of a correct size solder ball connects the driver and receiver to allow boundary scan verification of all the electrical connections in the path. Thereby, low contact testing can be used to verify the integrity of the integrated circuit as well as any solder ball type die (chip) output contacts.
REFERENCES:
patent: 4180772 (1979-12-01), Buelow et al.
patent: 4441075 (1984-04-01), McMahon
patent: 4495628 (1985-01-01), Zasio
patent: 4703484 (1987-10-01), Rolfe et al.
patent: 4782283 (1988-11-01), Zasio
patent: 4875003 (1989-10-01), Burke
patent: 4894605 (1990-01-01), Ringleb et al.
patent: 4967142 (1990-10-01), Sauerwald et al.
patent: 5070296 (1991-12-01), Priebe
patent: 5115191 (1992-05-01), Yoshimori
patent: 5150047 (1992-09-01), Saito et al.
patent: 5208531 (1993-05-01), Aton
patent: 5326428 (1994-07-01), Farnworth et al.
patent: 5406210 (1995-04-01), Pedder
patent: 5457381 (1995-10-01), Farwell
DasGupta Sumit
Srikrishnan Kris Venkatraman
Walther Ronald Gene
Beausoliel, Jr. Robert W.
International Business Machines - Corporation
Iqbal Nadeem
Salys Casimer K.
LandOfFree
Complete chip I/O test through low contact testing using enhance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Complete chip I/O test through low contact testing using enhance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Complete chip I/O test through low contact testing using enhance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-28878