Complementary MOS level translating apparatus and method

Electronic digital logic circuitry – Interface – Logic level shifting

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326 66, 307475, H03K 190175

Patent

active

061148741

ABSTRACT:
A level translating circuit suitable for converting ECL level signals to CMOS level signals. The ECL signal is converted to a pair of buffered differential signals that are level shifted and divided to produce four transistor drive signal, two of which are connected to the respective gate and source of a P-type MOS transistor and two of which are connected to the respective gate and source of another P-type MOS transistor. An N-type transistor is connected in series with each of the P-type transistors so as to provide CMOS outputs at the junction of the N and P-type transistors.

REFERENCES:
patent: 4992681 (1991-02-01), Urakawa et al.
patent: 5304869 (1994-04-01), Greason
patent: 5459412 (1995-10-01), Mentzer
patent: 5502405 (1996-03-01), Williams
Analysis and Optimization of BiCMOS Digital Circuit Structures; S.H.K. Embabi, A. Bellaouar, and, M.I. Elmasry; IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr., 1991; pp. 676-679.
A 7-ns 1-Mb BiCMOS ECL SRAM with Shift Redundacy; Atsushi Ohba, Shigeki Ohbayashi, Toru Shiomi, Satoshi Takano, Kenji Anami, Member IEEE, Hiroki Honda, Yoshiyuki Ishigaki, Masahiro Hatanaka, Shigeo Nagao, and Shimpei Kayano; IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr., 1991; pp. 507-512.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Complementary MOS level translating apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Complementary MOS level translating apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Complementary MOS level translating apparatus and method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2215978

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.