Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device – With lattice constant mismatch
Reexamination Certificate
2011-06-28
2011-06-28
Roman, Angel (Department: 2812)
Active solid-state devices (e.g., transistors, solid-state diode
Heterojunction device
With lattice constant mismatch
C257S351000, C257S371000, C257SE27064
Reexamination Certificate
active
07968910
ABSTRACT:
A method is provided of fabricating complementary stressed semiconductor devices, e.g., an NFET having a tensile stressed channel and a PFET having a compressive stressed channel. In such method, a first semiconductor region having a lattice constant larger than silicon can be epitaxially grown on an underlying semiconductor region of a substrate. The first semiconductor region can be grown laterally adjacent to a second semiconductor region which has a lattice constant smaller than that of silicon. Layers consisting essentially of silicon can be grown epitaxially onto exposed major surfaces of the first and second semiconductor regions after which gates can be formed which overlie the epitaxially grown silicon layers. Portions of the first and second semiconductor regions adjacent to the gates can be removed to form recesses. Regions consisting essentially of silicon can be grown within the recesses to form embedded silicon regions. Source and drain regions then can be formed in the embedded silicon regions. The difference between the lattice constant of silicon and that of the underlying first and second regions results in tensile stressed silicon over the first semiconductor region and compressive stressed silicon over the second semiconductor region.
REFERENCES:
patent: 6943407 (2005-09-01), Ouyang et al.
patent: 7037770 (2006-05-01), Chidambarrao et al.
patent: 7170110 (2007-01-01), Inoue et al.
patent: 7205586 (2007-04-01), Takagi et al.
patent: 7247534 (2007-07-01), Chidambarrao et al.
patent: 7495291 (2009-02-01), Chidambarrao et al.
patent: 2004/0142579 (2004-07-01), Morita et al.
patent: 2005/0239241 (2005-10-01), Ouyang et al.
patent: 2006/0081928 (2006-04-01), Ko et al.
patent: 2006/0145264 (2006-07-01), Chidambarrao et al.
patent: 2007/0020864 (2007-01-01), Chong et al.
patent: 2007/0131969 (2007-06-01), Sanuki et al.
Chen Xiangdong
Dyer Thomas W.
Yang Haining S.
International Business Machines - Corporation
MacKinnon Ian D.
Roman Angel
LandOfFree
Complementary field effect transistors having embedded... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Complementary field effect transistors having embedded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Complementary field effect transistors having embedded... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2678500