Complementary architecture for field-programmable gate arrays

Details Complementary architecture for field-programmable gate arrays Complementary architecture for field-programmable gate arrays

1995-02-10

1996-07-16

Ramirez, Ellis B.

Boots, shoes, and leggings

G06F 1700

Patent

active

055373410

ABSTRACT:
The use of more than one field-programmable gate array design with a given logic capacity produces advantages over the use of a single field-programmable gate array design. The designs of the field-programmable gate arrays in the family are be selected so that each field-programmable gate array design advantageously implements a different type of circuit. This use can select from the family of FPGAs with the same logic capacity such that the circuits can on average be implemented faster and/or in a smaller area.

REFERENCES:
patent: 5036473 (1991-07-01), Butts et al.
patent: 5109353 (1992-04-01), Sample et al.
Quickturn; "RPM Emulation System" 1991.
Walters et al; "Reprogrammable Hardware Emulation Automates System-Lever ASIC Validation"; 1990.
Quickturn; "Logic Emulation For System-Level Design"; 1992.
Varghese et al; "An Efficient Logic Emulation System"; IEEE TRAN. Very Large Scale Integration (VLSI) Systems 1(2) 1993.
Butts et al; "An Efficient Logic Emulation System."; IEEE 1992.
Brown, Stephen, et al.; "A Detailed Router for Field-Programmable Gate Arrays"; IEEE Transactions on Computer-Aided Design; vol. 11, No. 5, May 1992; pp. 620-628.
Fawcett, Bradly K.; "Tools to speed FPGA development"; IEEE Spectrum; vol. 31, No. 11, Nov. 1994; pp. 88-94.
Rose, Jonathan, et al.; "Architecture of Field-Programmable Gate Arrays"; Proceedings of the IEEE; vol. 81, No. 7; Jul. 1993; pp. 1013-1029.
Trimberger, Stephen; "A Reprogrammable Gate Array and Applications"; Proceedings of the IEEE; vol. 81, No. 7; Jul. 1993; pp. 1030-1041.
Greene, Jonathan, et al.; "Antifuse Field Programmable Gate Arrays"; Proceedings of the IEEE; vol. 81, No. 7; Jul. 1993; pp. 1042-1056.
Sangiovanni-Vincentelli, Alberto, et al.; "Synthesis Methods for Field Programmable Gate Arrays"; vol. 81, No. 7; Jul. 1993; pp. 1057-1083.
Chung, Kevin, et al.; "Using Heriarchical Logic Blocks to Improve the Speed of FPGAs"; FPGAs; W. Moore et al., ed.; Abingdon, 1991; pp. 103-113.
Chung, Kevin; "Architecture and Synthesis of Field-Programmable Gate Arrays with Hard-wired Connections"; Ph.D. Dissertation, University of Toronto; 1992.
He, Jianshe and Jonathan Rose; "Advantages of Heterogeneous Logic Block Architectures for FPGAs"; Custom Integrated Circuits Conference 1993; May, 1993; pp. 7.4.1-7.4.5.
He, Jianshe; "Technology Mapping and Architecture of Heterogeneous Field-Programmable Gate Arrays"; i M.A.Sc. Thesis, University of Toronto; 1994.

Affiliated with

Also associated with

Rating

Complementary architecture for field-programmable gate arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Complementary architecture for field-programmable gate arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Complementary architecture for field-programmable gate arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1789799